Abstract
As semiconductor technology nodes approach deca-nanometer dimensions, several phenomena threaten the binary correctness of a digital processor. Computer architectures typically enhance their designs with reliability, availability, and serviceability (RAS) schemes to correct such errors, frequently at the cost of extra clock cycles. This, in turn, leads to processor performance variability, which is undesirable for embedded consumer applications with hard quality of service (QoS) constraints. To mitigate performance variability, the HARPA cross-layer run-time engine (RTE) absorbs performance variability by means of dynamic voltage and frequency scaling (DVFS). This chapter provides an evaluation of the HARPA RTE mechanism for a real-time spectrum sensing application. As experimental setup, we use a DVFS-enabled embedded processor board, extended with the capability to generate temperature stress. To mitigate functional errors, a RAS mechanism is emulated in software. On this setup, we observe that temperature stress leads to recoverable functional errors, and that the RTE approach succeeds to mitigate performance variability due to aging and functional errors. Additionally, the RTE compensates performance variability for a dynamic application mix. In conclusion, the HARPA RTE is demonstrated to meet the robustness requirement in the presence of performance variability for an embedded workload, either caused by RAS performance variation or from dynamic application workloads.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsNotes
- 1.
Which proved to be beneficial when processor architecture change was proposed during the HARPA project.
References
Mack, C. A. (2013). Keynote: Moore’s Law 3.0. In Proceedings of IEEE Workshop Microelectronics Devices (p. 18).
Rodopoulos, D., Catthoor, F., & Soudris, D. (2015). Tackling performance variability due to RAS mechanisms with PID-controlled DVFS. https://doi.org/10.1109/LCA.2014.2385713
Stamoulis, D., Corbetta, S., Rodopoulos, D., Weckz, P., Debacker, P., Meyer, B. H., et al. (2016). Capturing true workload dependency of BTI-induced degradation in CPU components. In GLSVLSI. https://doi.org/10.1145/2902961.2902992
Rodopoulos, D., Zompakis, N., & Soudris, D. (2015). System scenarios HARPA RTE: Instantiation. HARPA deliverable 2.3.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer International Publishing AG, part of Springer Nature
About this chapter
Cite this chapter
Cappelle, H., Noltsis, M., Corbetta, S., Catthoor, F. (2019). Improving Robustness of a Real-Time Spectrum Sensing Application with the HARPA Run-Time Engine. In: Fornaciari, W., Soudris, D. (eds) Harnessing Performance Variability in Embedded and High-performance Many/Multi-core Platforms. Springer, Cham. https://doi.org/10.1007/978-3-319-91962-1_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-91962-1_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-91961-4
Online ISBN: 978-3-319-91962-1
eBook Packages: EngineeringEngineering (R0)