Multi-Run Tests Based on Address Changing

  • Ireneusz Mrozek


The chapter examines the technique of multi-run tests based on address sequence reordering. First, the properties of different address sequences as well as methods of their generation are analyzed and investigated. Then, the effective algorithm for generating address sequences based on bit shifting is presented. Finally, two-run march testing with address decimation is considered and the definition of optimal initial conditions for a two-run march test is provided as a result.


  1. 35.
    Hellebrand, S., Wunderlich, H.-J., Ivaniuk, A. A., Klimets, Y. V., and Yarmolik, V. N. Efficient online and offline testing of embedded DRAMs. IEEE Transactions on Computers 51, 7 (July 2002), 801–809.CrossRefGoogle Scholar
  2. 36.
    Hellebrand, S., Wunderlich, H.-J., and Yarmolik, V. N. Symmetric transparent BIST for RAMs. In Proceedings of the Conference on Design, Automation and Test in Europe (New York, NY, USA, 1999), DATE’99, ACM, pp. 702–707.Google Scholar
  3. 43.
    Karpovsky, M. G., and Yarmolik, V. N. Transparent memory testing for pattern-sensitive faults. In Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years (1994), ITC’94, IEEE Computer Society, pp. 860–869.Google Scholar
  4. 62.
    Mrozek, I., and Yarmolik, V. Problemy funkcjonalnego testowania pamieci RAM. Bialystok University of Technology, Bialystok, Poland, 2009. ISSN 0867-096X.Google Scholar
  5. 93.
    van de Goor, A. J. Testing Semiconductor Memories: Theory and Practice. John Wiley & Sons, Chichester, England, 1991.Google Scholar
  6. 108.
    Yarmolik, S. Address sequences and backgrounds with different hamming distances for multiple run march tests. International Journal of Applied Mathematics and Computer Science 18, 3 (2008), 329–339.CrossRefGoogle Scholar
  7. 111.
    Yarmolik, S. V., Mrozek, I., and Sokol, B. Address sequences generation for multiple run memory testing. In Proceedings of the 6 th International Conference on Computer Information Systems and Industrial Management Applications (Elk, Poland, June 2007), CISIM’07, IEEE Computer Society, pp. 341–344.Google Scholar
  8. 112.
    Yarmolik, S. V., and Yarmolik, V. N. Memory address generation for multiple run march tests with different average Hamming distance. In Proceedings of the IEEE East-West Design and Test Workshop (Sochi, Russia, September 15–19 2006), EWDTW’06, pp. 212–216.Google Scholar
  9. 115.
    Yarmolik, V., Sokol, B., and Yarmolik, S. Counter sequences for memory test address generation. In Proceedings of the 12 th International Conference Mixed design of integrated circuits and systems (Krakow, Poland, June 2005), MIXDES’05, IEEE Computer Society, pp. 413–418.Google Scholar
  10. 116.
    Yarmolik, V., and Yarmolik, S. Address sequences for multiple run march tests. Automatic Control and Computer Sciences, 5 (2006), 59–68.zbMATHGoogle Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2019

Authors and Affiliations

  • Ireneusz Mrozek
    • 1
  1. 1.Bialystok University of TechnologyBialystokPoland

Personalised recommendations