Abstract
It is proposed to characterize the state of digital processing devices’ outputs with a system of probabilities, where for any binary processing results the probability of getting the same real result is set, if it is theoretically possible. Since the outputs of some devices in their compositions are the inputs of other devices, than such a probability system is universal, that allows taking into account faults of hardware means. For the original inputs the models of probabilistic information converters (data distortion on the initial inputs system) are used, on the outputs of which the indicated probabilities system exists, allowing for distortion of the input data only. Heuristic algorithm for optimal encoding (as per the maximal possible self-correction) of digital machines (as the models of processing devices) is proposed for their structural synthesis. The obtained results enable reaching optimize results on the design stage, that are directed to increase veracity of computer systems processor devices’ functioning.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Klyatchenko, Y., Tarasenko, V., Tarasenko-Klyatchenko, O., Teslenko, O.: Reliability evaluation method of functioning logic networks in the distortion of input data determined. Radioelectron. Inform. 5, 165–169 (2014)
Klyatchenko, Y.: The reliability determination of the hardware devices on FPGAs functioning under conditions of input logic signals distortion. Inf. Technol. Comput. Eng. 3, 9–12 (2015)
Klyatchenko, Y., Tarasenko, V., Tarasenko-Klyatchenko, O., Teslenko, O.: The probability of correct operation for logic networks in condition of input signals distortion. Comput.-Integr. Technol.: Educ. Sci. Prod. 8, 47–52 (2012)
Afshord, S.T., Pottosin, Y.: Improved decomposition for a system of completely specified boolean functions. Int. J. Inf. Technol. Comput. Sci. (IJITCS) 6(1), 25–32 (2014). https://doi.org/10.5815/ijitcs.2014.01.03
Wason, R., Soni, A.K., Rafiq, M.Q.: Estimating software reliability by monitoring software execution through opcode. Int. J. Inf. Technol. Comput. Sci. (IJITCS) 7(9), 23–30 (2015). https://doi.org/10.5815/ijitcs.2015.09.04
Vijayakumari, C.K., Mythili, P., James, R.K.: A simplified efficient technique for the design of combinational logic circuits. Int. J. Intell. Syst. Appl. (IJISA) 7(9), 42–48 (2015). https://doi.org/10.5815/ijisa.2015.09.06
Georgiev, D., Tentov, A.: FSM circuits design for approximate string matching in hardware based network intrusion detection systems. Int. J. Inf. Technol. Comput. Sci. (IJITCS) 6(1), 68–75 (2014). https://doi.org/10.5815/ijitcs.2014.01.08
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer International Publishing AG, part of Springer Nature
About this paper
Cite this paper
Klyatchenko, Y., Tarasenko, G., Tarasenko-Klyatchenko, O., Tarasenko, V., Teslenko, O. (2019). Optimization of Processor Devices Based on the Maximum Indicators of Self-correction. In: Hu, Z., Petoukhov, S., Dychka, I., He, M. (eds) Advances in Computer Science for Engineering and Education. ICCSEEA 2018. Advances in Intelligent Systems and Computing, vol 754. Springer, Cham. https://doi.org/10.1007/978-3-319-91008-6_38
Download citation
DOI: https://doi.org/10.1007/978-3-319-91008-6_38
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-91007-9
Online ISBN: 978-3-319-91008-6
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)