Skip to main content

Trusted Testing Techniques for Hardware Trojan Detection

  • Chapter
  • First Online:
Trusted Digital Circuits

Abstract

Some hardware Trojans are activated/triggered upon receiving a unique and unexpected vector made of signals of an original circuit or a sequence of such a vector. The fact makes test generation for hardware Trojan detection an extremely challenging task considering the complexity of modern designs and their verity of application. This chapter presents an overview on some of major efforts toward various test generation techniques for hardware Trojan detection after circuit manufacturing.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 119.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. S. Saha, R.S. Chakraborty, S.S. Nuthakki, Anshul, D. Mukhopadhyay, Improved test pattern generation for hardware Trojan detection using genetic algorithm and Boolean satisfiability. IACR Cryptology ePrint Archive 2015:1252 (2015)

    Google Scholar 

  2. R.S. Chakraborty, F. Wolff, S. Paul, C. Papachristou, S. Bhunia, MERO: A Statistical Approach for Hardware Trojan Detection (Springer, Berlin, 2009), pp. 396–410

    Google Scholar 

  3. M. Banga, M.S. Hsiao, A novel sustained vector technique for the detection of hardware Trojans, in 2009 22nd International Conference on VLSI Design (2009), pp. 327–332

    Google Scholar 

  4. X. Mingfu, H. Aiqun, H. Yi, L. Guyue, Monte carlo based test pattern generation for hardware Trojan detection, in 2013 IEEE 11th International Conference on Dependable, Autonomic and Secure Computing (2013), pp. 131–136

    Google Scholar 

  5. J. Cruz, F. Farahmandi, A. Ahmed, P. Mishra, Hardware Trojan detection using ATPG and model checking, in International Conference on VLSI Design (2018), pp. 1–6

    Google Scholar 

  6. Y. Huang, P, Mishra, Test generation for detection of malicious parametric variations, in Hardware IP Security and Trust (Springer, Cham, 2017)

    Google Scholar 

  7. H. Hajimiri, K. Rahmani, P. Mishra, Efficient peak power estimation using probabilistic cost-benefit analysis, in 2015 28th International Conference on VLSI Design (2015), pp. 369–374

    Google Scholar 

  8. K. Ganesan, L.K. John, Maximum multicore power (MAMPO)—an automatic multithreaded synthetic power virus generation framework for multicore systems, in 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC) (2011), pp. 1–12

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG, part of Springer Nature

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Salmani, H. (2018). Trusted Testing Techniques for Hardware Trojan Detection. In: Trusted Digital Circuits. Springer, Cham. https://doi.org/10.1007/978-3-319-79081-7_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-79081-7_8

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-79080-0

  • Online ISBN: 978-3-319-79081-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics