Advertisement

Circuit Vulnerabilities to Hardware Trojans at the Gate Level

  • Hassan Salmani
Chapter
  • 555 Downloads

Abstract

A gate-level netlist is a description of the connectivity of a circuit. To meet design constraints such as time to market and product cost, gate-level netlists as firm IPs are commonly used for complex circuits implementation. Meanwhile, not all entities providing gate-level netlists are trusted and they may modify expected circuit functionality or use unused portions of a circuit to realize a hardware Trojan. Therefore, there is a serious demand to gate-level vulnerability analyses and security metrics to determine hard-to-detect areas in a circuit that would most probably be used for hardware Trojan implementation to ensure the hardware Trojan goes undetected during production test and extensive functional test analyses.

References

  1. 1.
    A. Waksman, M. Suozzo, S. Sethumadhavan, FANCI: identification of stealthy malicious logic using boolean functional analysis, in Proceedings of the 2013 ACM SIGSAC Conference on Computer and Communications Security (2013), pp. 697–708Google Scholar
  2. 2.
    Trust-HUB. https://www.trust-hub.org/. Accessed 22 Jan 2018
  3. 3.
    H. Salmani, M. Tehranipoor, R. Karri, On design vulnerability analysis and trust benchmarks development, in 2013 IEEE 31st International Conference on Computer Design, ICCD 2013, Asheville, NC, 6–9 October 2013, pp. 471–474Google Scholar
  4. 4.
    Ethernet 10GE MAC. http://opencores.org/project,xge_mac. Accessed 22 Jan 2018
  5. 5.
    A. Nahiyan, K. Xiao, K. Yang, Y. Jin, D. Forte, M. Tehranipoor, AVFSM: a framework for identifying and mitigating vulnerabilities in FSMS, in 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC) (2016), pp. 1–6Google Scholar
  6. 6.
    G.K. Contreras, A. Nahiyan, S. Bhunia, D. Forte, M. Tehranipoor, Security vulnerability analysis of design-for-test exploits for asset protection in SoCs, in 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) (2017), pp. 617–622Google Scholar
  7. 7.
    B. Sunar, G. Gaubatz, E. Savas, Sequential circuit design for embedded cryptographic applications resilient to adversarial faults. IEEE Trans. Comput. 57(1), 126–138 (2008)MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2018

Authors and Affiliations

  • Hassan Salmani
    • 1
  1. 1.EECS DepartmentHoward UniversityWashington, DCUSA

Personalised recommendations