Skip to main content
SpringerLink
Log in

Blocking Problem

  • Chapter
  • First Online:
Crossbar-Based Interconnection Networks

Part of the book series: Computer Communications and Networks ((CCN))

  • 439 Accesses

Abstract

This chapter focuses on the blocking problem . Different existing solutions to cope with this problem as well as their scalability will be analyzed. According to previous works, two main solutions are as follows: (1) Using small-size crossbar networks to build scalable interconnection networks with different topology compared to crossbar. Using this approach, many topologies have been introduced. Most of which are known as multistage interconnection networks. (2) Using small-size crossbar networks to build scalable crossbar networks. From this perspective, like to crossbar network, designed networks are non-blocking.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Jadhav SS (2009) Advanced computer architecture and computing. Technical Publications

    Google Scholar 

  2. Duato J, Yalamanchili S, Ni LM (2003) Interconnection networks: an engineering approach. Morgan Kaufmann, USA

    Google Scholar 

  3. Dubois M, Annavaram M, Stenström P (2012) Parallel computer organization and design. Cambridge University Press, Cambridge

    Book  Google Scholar 

  4. Culler DE, Singh JP, Gupta A (199) Parallel computer architecture: a hardware/software approach. Morgan Kaufmann

    Google Scholar 

  5. Agrawal DP (1983) Graph theoretical analysis and design of multistage interconnection networks. IEEE Trans Comput 100(7):637–648

    Article  Google Scholar 

  6. Dally WJ, Towels BP (2004) Principles and practices of interconnection networks. Morgan Kaufmann, San Francisco, Calif, USA

    Google Scholar 

  7. Bistouni F, Jahanshahi M (2014) Improved extra group network: a new fault-tolerant multistage interconnection network. J Supercomput 69(1):161–199

    Article  Google Scholar 

  8. Villar JA et al (2013) An integrated solution for QoS provision and congestion management in high-performance interconnection networks using deterministic source-based routing. J Supercomput 66(1):284–304

    Article  Google Scholar 

  9. Hur JY et al (2007) Systematic customization of on-chip crossbar interconnects. Reconfigurable computing: architectures, tools and applications. Springer Berlin Heidelberg, pp 61–72

    Google Scholar 

  10. Bistouni F, Jahanshahi M (2015) Pars network: a multistage interconnection network with fault-tolerance capability. J Parallel Distrib Comput 75:168–183

    Article  Google Scholar 

  11. Bistouni F, Jahanshahi M (2014) Analyzing the reliability of shuffle-exchange networks using reliability block diagrams. Reliab Eng Syst Saf 132:97–106

    Article  Google Scholar 

  12. Parker DS, Raghavendra CS (1984) The gamma network. IEEE Trans Comput 100(4):367–373

    Article  Google Scholar 

  13. Rajkumar S, Goyal NK (2014) Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection networks. J Supercomput 69(1):468–491

    Article  Google Scholar 

  14. Chen CW, Chung CP (2005) Designing a disjoint paths interconnection network with fault tolerance and collision solving. J Supercomput 34(1):63–80

    Article  MathSciNet  Google Scholar 

  15. Nitin SG, Srivastava N (2011) Designing a fault-tolerant fully-chained combining switches multi-stage interconnection network with disjoint paths. J Supercomput 55(3):400–431

    Article  Google Scholar 

  16. Wei S, Lee G (1988) Extra group network: a cost-effective fault-tolerant multistage interconnection network. ACM SIGARCH Comput Archit News 16(2) IEEE Computer Society Press

    Article  Google Scholar 

  17. Matos D et al (2013) Hierarchical and multiple switching NoC with floorplan based adaptability. Reconfigurable computing: architectures, tools and applications. Springer, Berlin, Heidelberg, pp 179–184

    Google Scholar 

  18. Kumar VP, Reddy SM (1987) Augmented shuffle-exchange multistage interconnection networks. Computer 20(6):30–40

    Article  Google Scholar 

  19. Vasiliadis DC, Rizos GE, Vassilakis C (2013) Modelling and performance study of finite-buffered blocking multistage interconnection networks supporting natively 2-class priority routing traffic. J Netw Comput Appl 36(2):723–737

    Article  Google Scholar 

  20. Gunawan I (2008) Reliability analysis of shuffle-exchange network systems. Reliab Eng Syst Saf 93(2):271–276

    Article  Google Scholar 

  21. Blake JT, Trivedi KS (1989) Reliability analysis of interconnection networks using hierarchical composition. IEEE Trans Reliab 38(1):111–120

    Article  Google Scholar 

  22. Bansal PK, Joshi RC, Singh K (1994) On a fault-tolerant multistage interconnection network. Comput Electr Eng 20(4):335–345

    Article  Google Scholar 

  23. Blake JT, Trivedi KS (1989) Multistage interconnection network reliability. IEEE Trans Comput 38(11):1600–1604

    Article  Google Scholar 

  24. Nitin, Subramanian A (2008) Efficient algorithms and methods to solve dynamic MINs stability problem using stable matching with complete ties. J Discrete Algorithms 6(3):353–380

    Article  MathSciNet  Google Scholar 

  25. Fan CC, Bruck J (2000) Tolerating multiple faults in multistage interconnection networks with minimal extra stages. IEEE Trans Comput 49(9):998–1004

    Article  Google Scholar 

  26. Adams GB, Siegel HJ (1982) The extra stage cube: a fault-tolerant interconnection network for supersystems. IEEE Transac Comput 100(5):443–454

    Article  Google Scholar 

  27. Tutsch D, Hommel G (2008) MLMIN: a multicore processor and parallel computer network topology for multicast. Comput Oper Res 35(12):3807–3821

    Article  Google Scholar 

  28. Çam H (2001) Analysis of shuffle-exchange networks under permutation trafic. Switching networks: recent advances. Springer, USA, pp 215–256

    Google Scholar 

  29. Çam H (2003) Rearrangeability of (2n − 1)-stage shuffle-exchange networks. SIAM J Comput 32(3):557–585

    Article  MathSciNet  Google Scholar 

  30. Dai H, Shen X (2008) Rearrangeability of 7-stage 16 × 16 shuffle exchange networks. Front Electr Electron Eng China 3(4):440–458

    Article  Google Scholar 

  31. Beneš VE (1965) Mathematical theory of connecting networks and telephone traffic, vol 17. Academic Press

    Google Scholar 

  32. Clos C (1953) A study of non-blocking switching networks. Bell Syst Tech J 32(2):406–424

    Article  Google Scholar 

  33. Kolias C, Tomkos I (2005) Switch fabrics. IEEE Circ Devices Mag 21(5):12–17

    Article  Google Scholar 

  34. Fey D et al (2012) Optical multiplexing techniques for photonic Clos networks in high performance computing architectures. J Supercomput 62(2):620–632

    Article  Google Scholar 

  35. Cuda D, Giaccone P, Montalto M (2012) Design and control of next generation distribution frames. Comput Netw 56(13):3110–3122

    Article  Google Scholar 

  36. Sibai FN (2011) Design and evaluation of low latency interconnection networks for real-time many-core embedded systems. Comput Electr Eng 37(6):958–972

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Central Tehran Branch, Islamic Azad University, Tehran, Iran

    Mohsen Jahanshahi & Fathollah Bistouni

Authors
  1. Mohsen Jahanshahi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Fathollah Bistouni
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohsen Jahanshahi .

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG, part of Springer Nature

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Jahanshahi, M., Bistouni, F. (2018). Blocking Problem. In: Crossbar-Based Interconnection Networks. Computer Communications and Networks. Springer, Cham. https://doi.org/10.1007/978-3-319-78473-1_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-78473-1_3

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-78472-4

  • Online ISBN: 978-3-319-78473-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation