Skip to main content
SpringerLink
Log in
Book cover

Crossbar-Based Interconnection Networks pp 1–8Cite as

Introduction

  • Chapter
  • First Online:

  • 419 Accesses

Part of the book series: Computer Communications and Networks ((CCN))

Abstract

This chapter contains some introductory information. At first, some of the arguments about the need for high computational power, parallelism, and multiprocessor systems will be presented in Sect. 1.1. The important role of interconnection networks in multiprocessor systems and parallelism will be explained in Sect. 1.2. Blocking problem will be discussed in Sect. 1.3. Crossbar network and its scalability problem will be discussed in Sect. 1.4. Finally, Sect. 1.5 will be devoted to introducing possible solutions to address the scalability and blocking problems.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Duato J, Yalamanchili S, Ni LM (2003) Interconnection networks: an engineering approach. Morgan Kaufmann, USA

    Google Scholar 

  2. Hennessy JL, Patterson DA (2012) Computer architecture: a quantitative approach. Elsevier, USA

    MATH  Google Scholar 

  3. Grammatikakis MD, Hsu DF, Kraetzl M (2000) Parallel system interconnections and communications. CRC Press, Boca Raton, Florida

    Google Scholar 

  4. Shiva SG (2006) Advanced computer architectures. CRC Press, Taylor and Francis Group

    Google Scholar 

  5. Jadhav SS (2009) Advanced computer architecture and computing. Technical Publications

    Google Scholar 

  6. El-Rewini H, Abd-El-Barr M (2005) Advanced computer architecture and parallel processing. Wiley

    Google Scholar 

  7. Dubois M, Annavaram M, Stenström P (2012) Parallel computer organization and design. Cambridge University Press

    Google Scholar 

  8. Culler DE, Singh JP, Gupta A (1999) Parallel computer architecture: a hardware/software approach. Morgan Kaufmann

    Google Scholar 

  9. Agrawal DP (1983) Graph theoretical analysis and design of multistage interconnection networks. IEEE Trans Comput 100(7):637–648

    Article  Google Scholar 

  10. Dally WJ, Towles BP (2004) Principles and practices of interconnection networks. Morgan Kaufmann, San Francisco, Calif, USA

    Google Scholar 

  11. Wang X, Xiang D, Yu Z (2013) TM: a new and simple topology for interconnection networks. J Supercompu 66(1):514–538

    Article  Google Scholar 

  12. Luo W, Xiang D (2012) An efficient adaptive deadlock-free routing algorithm for torus networks. IEEE Trans Parallel Distrib Syst 23(5):800–808

    Article  Google Scholar 

  13. Garofalakis J, Stergiou E (2013) An analytical model for the performance evaluation of multistage interconnection networks with two class priorities. Future Gener Comput Syst 29(1):114–129

    Article  Google Scholar 

  14. Escudero-Sahuquillo J et al (2013) An effective and feasible congestion management technique for high-performance MINs with tag-based distributed routing. IEEE Trans Parallel Distrib Syst 24(10):1918–1929

    Article  Google Scholar 

  15. Swaminathan K, Lakshminarayanan G, Ko S-B (2014) Design and verification of an efficient WISHBONE-based network interface for network on chip. Comput Electri Eng

    Article  Google Scholar 

  16. Bistouni F, Jahanshahi M (2014) Improved extra group network: a new fault-tolerant multistage interconnection network. J Supercomput 69(1):161–199

    Article  Google Scholar 

  17. Villar JA et al (2013) An integrated solution for QoS provision and congestion management in high-performance interconnection networks using deterministic source-based routing. J Supercomput 66(1):284–304

    Article  Google Scholar 

  18. Hur JY et al (2007) Systematic customization of on-chip crossbar interconnects. In: Reconfigurable computing: architectures, tools and applications. Springer, Berlin, Heidelberg, pp 61–72

    Google Scholar 

  19. Bistouni F, Jahanshahi M (2015) Pars network: a multistage interconnection network with fault-tolerance capability. J Parallel Distrib Comput 75:168–183

    Article  Google Scholar 

  20. Bistouni F, Jahanshahi M (2014) Analyzing the reliability of shuffle-exchange networks using reliability block diagrams. Reliab Eng Syst Safety 132:97–106

    Article  Google Scholar 

  21. Parker DS, Raghavendra CS (1984) The gamma network. IEEE Trans Comput 100(4):367–373

    Article  Google Scholar 

  22. Rajkumar S, Goyal Neeraj Kumar (2014) Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection Networks. J Supercomput 69(1):468–491

    Article  Google Scholar 

  23. Chen C-W, Chung C-P (2005) Designing a disjoint paths interconnection network with fault tolerance and collision solving. J Supercomput 34(1):63–80

    Article  MathSciNet  Google Scholar 

  24. Nitin, Garhwal S, Srivastava N (2011) Designing a fault-tolerant fully-chained combining switches multi-stage interconnection network with disjoint paths. J Supercomput 55(3):400–431

    Article  Google Scholar 

  25. Wei S, Lee G (1988) Extra group network: a cost-effective fault-tolerant multistage interconnection network. In: ACM SIGARCH computer architecture news, vol 16. no 2. IEEE Computer Society Press

    Article  Google Scholar 

  26. Matos D et al Hierarchical and multiple switching NoC with floorplan based adaptability. In: Reconfigurable computing: architectures, tools and applications. Springer, Berlin, Heidelberg, pp 179–184

    Google Scholar 

  27. Kumar VP, Reddy SM (1987) Augmented shuffle-exchange multistage interconnection networks. Computer 20(6):30–40

    Article  Google Scholar 

  28. Vasiliadis DC, Rizos GE, Vassilakis C (2013) Modelling and performance study of finite-buffered blocking multistage interconnection networks supporting natively 2-class priority routing traffic. J Netw Comput Appl 36(2):723–737

    Article  Google Scholar 

  29. Gunawan I (2008) Reliability analysis of shuffle-exchange network systems. Reliab Eng Syst Safety 93(2):271–276

    Article  Google Scholar 

  30. Blake JT, Trivedi KS (1989) Reliability analysis of interconnection networks using hierarchical composition. IEEE Trans Reliab 38(1):111–120

    Article  Google Scholar 

  31. Bansal PK, Joshi RC, Singh Kuldip (1994) On a fault-tolerant multistage interconnection network. Comput Electr Eng 20(4):335–345

    Article  Google Scholar 

  32. Blake JT, Trivedi KS (1989) Multistage interconnection network reliability. IEEE Trans Comput 38(11):1600–1604

    Article  Google Scholar 

  33. Nitin, Subramanian A (2008) Efficient algorithms and methods to solve dynamic MINs stability problem using stable matching with complete ties. J Discrete Algorithms 6(3):353–380

    Article  MathSciNet  Google Scholar 

  34. Fan CCh, Bruck J (2000) Tolerating multiple faults in multistage interconnection networks with minimal extra stages. IEEE Trans Comput 49(9):998–1004

    Article  Google Scholar 

  35. Adams GB, Siegel HJ (1982) The extra stage cube: A fault-tolerant interconnection network for supersystems. IEEE Trans Comput 100(5):443–454

    Article  Google Scholar 

  36. Tutsch D, Hommel G (2008) MLMIN: a multicore processor and parallel computer network topology for multicast. Comput Oper Res 35(12):3807–3821

    Article  Google Scholar 

  37. Çam H (2001) Analysis of Shuffle-Exchange Networks under Permutation Traffic. In: Switching networks: recent advances. Springer US, pp 215–256

    Google Scholar 

  38. Çam Hasan (2003) Rearrangeability of (2n-1)-Stage Shuffle-Exchange Networks. SIAM J Comput 32(3):557–585

    Article  MathSciNet  Google Scholar 

  39. Dai H, Shen X (2008) Rearrangeability of 7-stage 16 × 16 shuffle exchange networks. Front Electr Electron Eng China 3(4):440–458

    Article  Google Scholar 

  40. Beneš VE (1965) Mathematical theory of connecting networks and telephone traffic. vol 17. Academic Pr

    Google Scholar 

  41. Clos C (1953) A study of non-blocking switching networks. Bell Syst Tech J 32(2):406–424

    Article  Google Scholar 

  42. Kolias C, Tomkos I (2005) Switch fabrics. IEEE Circuits Devices Mag 21(5):12–17

    Article  Google Scholar 

  43. Bistouni F, Jahanshahi M (2015) Scalable crossbar network: a non-blocking interconnection network for large-scale systems. J Supercomput 71(2):697–728

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Central Tehran Branch, Islamic Azad University, Tehran, Iran

    Mohsen Jahanshahi & Fathollah Bistouni

Authors
  1. Mohsen Jahanshahi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Fathollah Bistouni
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohsen Jahanshahi .

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG, part of Springer Nature

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Jahanshahi, M., Bistouni, F. (2018). Introduction. In: Crossbar-Based Interconnection Networks. Computer Communications and Networks. Springer, Cham. https://doi.org/10.1007/978-3-319-78473-1_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-78473-1_1

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-78472-4

  • Online ISBN: 978-3-319-78473-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation