Abstract
Whenever a set of applications is executed on a multicore or manycore system, it is common that at some moment one or more application threads require to increase their performance during some time, mostly due to performance/timing requirements surges/peaks at runtime. Boosting techniques provide the system with the means to satisfy such runtime performance/timing requirements surges, and have thus been widely adopted in commercial multicore and manycore systems. For example, through Dynamic Voltage and Frequency Scaling (DVFS), boosting techniques (e.g., Intel’s Turbo Boost and AMD’s Turbo CORE) allow the system to execute some cores in the chip at high DVFS levels during short time intervals, even if this implies exceeding standard operating power budgets (e.g., the Thermal Design Power (TDP)). Given that running cores at high DVFS levels increases their power consumption, boosting will generally result in an increment of the chip’s temperature through time. Due to this temperature increase, if the temperature somewhere in the chip reaches a predefined critical threshold value, the system must either return to nominal operation (requiring some cool-down time before another boosting interval is allowed), or use some closed-loop control-based strategy in order to oscillate around the threshold temperature (prolonging the boosting time). In this chapter, we present an efficient and lightweight runtime boosting technique based on transient temperature estimation, called seBoost (from Selective Boosting) , which guarantees that the runtime performance requirements surges are met, by executing the cores requiring boosting at the desired DVFS levels for the entire boosting intervals, while throttling down the non-boosted cores with minimum performance losses for the lower priority applications/threads. In order to minimize these performance losses, the throttling-down levels of the non-boosted cores are selected such that the maximum temperature throughout the chip reaches the critical threshold value at the precise time in which the boosting requirements are expected to expire. Moreover, seBoost is also capable of refining the boosting decisions when, e.g., new applications/threads receive additional (concurrent) boosting requirements in the middle of a boosting interval, or when some application/thread finishes its boosted execution but other applications/threads need to continue operating in boosting mode.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Zhao, W., Chellappa, R., Phillips, P.J., Rosenfeld, A.: Face recognition: a literature survey. Comput. Surv. (CSUR) 35(4), 399–458 (2003)
Casazza, J.: First the tick, now the tock: Intel microarchitecture (nehalem). White paper, Intel Corporation (2009)
Charles, J., Jassi, P., Ananth, N.S., Sadat, A., Fedorova, A.: Evaluation of the Intel core i7 turbo boost feature. In: Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pp. 188–197 (2009)
Corporation, Intel: Intel turbo boost technology in intel CoreTM microarchitecture (nehalem) based processors. White paper, Intel Corporation (2008)
Rotem, E., Naveh, A., Rajwan, D., Ananthakrishnan, A., Weissmann, E.: Power-management architecture of the intel microarchitecture code-named sandy bridge. IEEE Micro 32(2), 20–27 (2012)
Nussbaum, S.: AMD trinity APU. In: Hot chips: a symposium on high performance chips (2012)
Pagani, S., Shafique, M., Khdr, H., Chen, J.J., Henkel, J.: seBoost: Selective boosting for heterogeneous manycores. In: Proceedings of the 10th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 104–113 (2015). https://doi.org/10.1109/CODESISSS.2015.7331373
Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite: Characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 72–81 (2008)
Hanumaiah, V., Vrudhula, S., Chatha, K.S.: Performance optimal online DVFS and task migration techniques for thermally constrained multi-core processors. Trans. Comput. Aided Des. Integr. Circuits Syst. (TCAD) 30(11), 1677–1690 (2011)
Khdr, H., Pagani, S., Shafique, M., Henkel, J.: Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips. In: Proceedings of the 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 179:1–179:6 (2015). https://doi.org/10.1145/2744769.2744916. [HiPEAC Paper Award]
Sherwood, T., Perelman, E., Hamerly, G., Sair, S., Calder, B.: Discovering and exploiting program phases. IEEE Micro 23(6), 84–93 (2003)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG, part of Springer Nature
About this chapter
Cite this chapter
Pagani, S., Chen, JJ., Shafique, M., Henkel, J. (2018). Selective Boosting for Multicore Systems (seBoost). In: Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores. Springer, Cham. https://doi.org/10.1007/978-3-319-77479-4_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-77479-4_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-77478-7
Online ISBN: 978-3-319-77479-4
eBook Packages: EngineeringEngineering (R0)