Abstract
Throughout this book we conduct several experimental evaluations based on a common simulation framework. The framework has two modes: (1) a detailed mode for evaluations requiring detailed transient temperature information and a runtime feedback loop, mostly used for evaluating performance optimization techniques; and (2) a high-level mode that does not include the runtime feedback loop, but which may simulate a very large number of applications, mostly used for evaluating energy optimization techniques.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1–7 (2011)
Li, S., Ahn, J.H., Strong, R., Brockman, J., Tullsen, D., Jouppi, N.: McPAT:An integrated power, area, and timing modeling framework for multicore and manycore architectures.In: Proceedings of the 42nd IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 469–480 (2009)
Samsung Electronics Co., Ltd.: Exynos 5 Octa (5422). www.samsung.com/exynos
Hardkernel Co., Ltd.: Odroid-XU3. www.hardkernel.com
Huang, W., Ghosh, S., Velusamy, S., Sankaranarayanan, K., Skadron, K., Stan, M.: HotSpot: a compact thermal modeling methodology for early-stage VLSI design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(5), 501–513 (2006)
Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite:Characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 72–81 (2008)
Intel Corporation: Dual-core intel xeon processor 5100 series datasheet, revision 003 (2007)
Pagani, S., Khdr, H., Chen, J.J., Shafique, M., Li, M., Henkel, J.: Thermal Safe Power (TSP): Efficient power budgeting for heterogeneous manycore systems in dark silicon. IEEE Trans. Comput. (TC) 66(1), 147–162 (2017). https://doi.org/10.1109/TC.2016.2564969. [Feature Paper of the Month]
Intel Corporation: SCC external architecture specification (EAS), revision 0.98 (2010)
Grenat, A., Pant, S., Rachala, R., Naffziger, S.: 5.6 adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 106–107 (2014)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG, part of Springer Nature
About this chapter
Cite this chapter
Pagani, S., Chen, JJ., Shafique, M., Henkel, J. (2018). Experimental Framework. In: Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores. Springer, Cham. https://doi.org/10.1007/978-3-319-77479-4_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-77479-4_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-77478-7
Online ISBN: 978-3-319-77479-4
eBook Packages: EngineeringEngineering (R0)