Skip to main content

Energy-Efficient Task-to-Core Assignment for Heterogeneous Clustered Manycores

  • Chapter
  • First Online:
Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores

Abstract

Heterogeneous multicore and manycore systems clustered in multiple voltage islands are a promising alternative for power and energy efficiency over their homogeneous counterparts, as an application’s thread/task might witness large improvements in computational performance and/or power when mapped to an appropriate type of core (an example of such a platform is the Exynos 5 Octa (5422) processor based on ARM’s big.LITTLE architecture) . Because of the power and performance heterogeneity of the clusters, the power consumption and execution time of a thread/task changes not only with the Dynamic Voltage and Frequency Scaling (DVFS) settings, but also according to the task-to-cluster assignment. Furthermore, given that different tasks execute different types of instructions and have different behaviors in regards to memory accesses, executing different tasks on a given core and given DVFS levels might anyway result in different average power consumptions. Therefore, task partitioning, task-to-core mapping, DVFS, and Dynamic Power Management (DPM) play a major role in energy minimization, however, the state-of-the-art solutions remain inefficient in terms of energy minimization, as they fail to properly handle the existence of heterogeneous clusters. In this chapter, we present efficient and lightweight algorithms focusing on overall energy minimization for periodic real-time tasks (or performance-constrained applications) running on clustered multicore/manycore systems with heterogeneous voltage/frequency islands, in which the cores in a cluster are homogeneous and share the same voltage and frequency, but different clusters may have different types and numbers of cores and can be executed at different voltages and frequencies at any point in time. Moreover, unlike most state-of-the-art, in this chapter we assume that different tasks may consume different average power values, even when running on the same core and at the same DVFS levels. The proposed techniques consist on the coordinated selection of the DVFS levels on individual clusters, together with a task partitioning strategy that considers the energy consumption of every task executing on different clusters and at different DVFS levels, as well as the impact of the frequency and the underlying core architecture to the resulting execution time. Every task is then mapped to the most energy-efficient cluster for the selected DVFS levels, and onto a core inside the cluster such that the workloads of the cores in a cluster are balanced and all tasks meet their deadlines.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 119.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 159.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Greenhalgh, P.: big.LITTLE processing with ARM Cortex-A15 and Cortex-A7. White paper, ARM Limited (2011)

    Google Scholar 

  2. Aydin, H., Yang, Q.: Energy-aware partitioning for multiprocessor real-time systems. In: Proceedings of 17th International Parallel and Distributed Processing Symposium (IPDPS), pp. 113–121 (2003)

    Google Scholar 

  3. Elewi, A., Shalan, M., Awadalla, M., Saad, E.M.: Energy-efficient task allocation techniques for asymmetric multiprocessor embedded systems. ACM Trans. Embed. Comput. Syst. (TECS) 13(2s), 71:1–71:27 (2014)

    Google Scholar 

  4. Han, J.J., Wu, X., Zhu, D., Jin, H., Yang, L., Gaudiot, J.L.: Synchronization-aware energy management for VFI-based multicore real-time systems. IEEE Trans. Comput. (TC) 61(12), 1682–1696 (2012)

    Article  MathSciNet  Google Scholar 

  5. Kong, F., Yi, W., Deng, Q.: Energy-efficient scheduling of real-time tasks on cluster-based multicores. In: Proceedings of the 14th Design, Automation and Test in Europe (DATE), pp. 1–6 (2011)

    Google Scholar 

  6. Nikitin, N., Cortadella, J.: Static task mapping for tiled chip multiprocessors with multiple voltage islands. In: Proceedings of the 25th International Conference on Architecture of Computing Systems (ARCS), pp. 50–62 (2012)

    Chapter  Google Scholar 

  7. Pagani, S., Pathania, A., Shafique, M., Chen, J.J., Henkel, J.: Energy efficiency for clustered heterogeneous multicores. IEEE Trans. Parallel Distrib. Syst. (TPDS) 28(5), 1315–1330 (2017). https://doi.org/10.1109/TPDS.2016.2623616

    Article  Google Scholar 

  8. Pagani, S., Chen, J.J., Li, M.: Energy efficiency on multi-core architectures with multiple voltage islands. IEEE Trans. Parallel Distrib. Syst. (TPDS) 26(6), 1608–1621 (2015). https://doi.org/10.1109/TPDS.2014.2323260

    Article  Google Scholar 

  9. Wu, X., Zeng, Y., Han, J.J.: Energy-efficient task allocation for VFI-based real-time multi-core systems. In: Proceedings of the International Conference on Information Science and Cloud Computing Companion (ISCC-C), pp. 123–128 (2013)

    Google Scholar 

  10. Muthukaruppan, T.S., Pathania, A., Mitra, T.: Price theory based power management for heterogeneous multi-cores. In: Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 161–176 (2014)

    Google Scholar 

  11. Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite: Characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 72–81 (2008)

    Google Scholar 

  12. Intel Corporation: SCC external architecture specification (EAS), revision 0.98 (2010)

    Google Scholar 

  13. Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1–7 (2011)

    Article  Google Scholar 

  14. Li, S., Ahn, J.H., Strong, R., Brockman, J., Tullsen, D., Jouppi, N.: McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In: Proceedings of the 42nd IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 469–480 (2009)

    Google Scholar 

  15. Hardkernel Co., Ltd.: Odroid-XU3. www.hardkernel.com

  16. Samsung Electronics Co., Ltd.: Exynos 5 Octa (5422). www.samsung.com/exynos

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Santiago Pagani .

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG, part of Springer Nature

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Pagani, S., Chen, JJ., Shafique, M., Henkel, J. (2018). Energy-Efficient Task-to-Core Assignment for Heterogeneous Clustered Manycores. In: Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores. Springer, Cham. https://doi.org/10.1007/978-3-319-77479-4_10

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-77479-4_10

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-77478-7

  • Online ISBN: 978-3-319-77479-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics