Design of MASH Continuous-Time Delta-Sigma Modulators
This chapter focuses on the analysis and design of MASH continuous-time ΔΣ modulators (CTΔΣMs). The architecture synthesis process and design considerations of MASH CTΔΣMs are described based on a MASH 2-2 CTΔΣM topology. This chapter also provides a detailed mathematical analysis and simulation results on the effects of major nonidealities, including the thermal noise, DAC clock jitter, DAC mismatch, and process variations.
- 2.S. Yan, E. Sanchez-Sinencio, A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth. IEEE J. Solid State Circuits 39(1), 75–86 (2004)Google Scholar
- 3.P. Fontaine, A.N. Mohieldin, A. Bellaouar, A low-noise low-voltage CT ΔΣ modulator with digital compensation of excess loop delay, in IEEE Int. Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, San Francisco (2005), pp. 498–499Google Scholar
- 5.S. Kulchycki, R. Trofin, K. Vleugels, B. Wooley, A 77-dB dynamic range, 7.5-MHz hybrid continuous-time/delta-time cascaded ΣΔ modulator. IEEE J. Solid State Circuits 43(4), 796–804 (2008)Google Scholar
- 7.Y. Dong, J. Zhao, W. Yang, T. Caldwell, H. Shibata, R. Schreier, Q. Meng, J. Silva, D. Paterson, J. Gealow, A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS, in IEEE Int. Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, San Francisco (2016), pp. 278–279Google Scholar