Design of MASH Continuous-Time Delta-Sigma Modulators

  • Qiyuan Liu
  • Alexander Edward
  • Carlos Briseno-Vidrios
  • Jose Silva-Martinez


This chapter focuses on the analysis and design of MASH continuous-time ΔΣ modulators (CTΔΣMs). The architecture synthesis process and design considerations of MASH CTΔΣMs are described based on a MASH 2-2 CTΔΣM topology. This chapter also provides a detailed mathematical analysis and simulation results on the effects of major nonidealities, including the thermal noise, DAC clock jitter, DAC mismatch, and process variations.


  1. 1.
    R.T. Baird, T.S. Fiez, Linearity enhancement of multibit ΣΔ A/D and D/A converters using data weighted averaging. IEEE Trans. Circuits Syst. II 42(12), 753–762 (1995)CrossRefGoogle Scholar
  2. 2.
    S. Yan, E. Sanchez-Sinencio, A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth. IEEE J. Solid State Circuits 39(1), 75–86 (2004)Google Scholar
  3. 3.
    P. Fontaine, A.N. Mohieldin, A. Bellaouar, A low-noise low-voltage CT ΔΣ modulator with digital compensation of excess loop delay, in IEEE Int. Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, San Francisco (2005), pp. 498–499Google Scholar
  4. 4.
    G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth. IEEE J. Solid State Circuits 41(12), 2641–2649 (2006)CrossRefGoogle Scholar
  5. 5.
    S. Kulchycki, R. Trofin, K. Vleugels, B. Wooley, A 77-dB dynamic range, 7.5-MHz hybrid continuous-time/delta-time cascaded ΣΔ modulator. IEEE J. Solid State Circuits 43(4), 796–804 (2008)Google Scholar
  6. 6.
    L.J. Breems, R. Rutten, G. Wetzker, A cascaded continuous-time ΣΔ modulator with 67-dB dynamic range in 10-MHz bandwidth. IEEE J. Solid State Circuits 39(12), 2152–2160 (2004)CrossRefGoogle Scholar
  7. 7.
    Y. Dong, J. Zhao, W. Yang, T. Caldwell, H. Shibata, R. Schreier, Q. Meng, J. Silva, D. Paterson, J. Gealow, A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS, in IEEE Int. Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, San Francisco (2016), pp. 278–279Google Scholar
  8. 8.
    L.J. Breems, R. Rutten, R.H.M. van Veldhoven, G. van der Weide, A 56 mW continuous-time quadrature cascaded ΣΔ modulator with 77 dB DR in a near zero-IF 20 MHz band. IEEE J. Solid State Circuits 42(12), 2696–2705 (2007)CrossRefGoogle Scholar
  9. 9.
    Y.-S. Shu, J. Kamiishi, K. Tomioka, K. Hamashita, B.-S. Song, LMS-based noise leakage calibration of cascaded continuous-time ΔΣ modulators. IEEE J. Solid State Circuits 45(2), 368–379 (2010)CrossRefGoogle Scholar
  10. 10.
    Y. Dong, W. Yang, R. Schreier, A. Sheikholeslami, S. Korrapati, A continuous-time 0-3 MASH ADC achieving 88 dB DR with 53 MHz BW in 28 nm CMOS. IEEE J. Solid State Circuits 49(12), 2868–2877 (2014)CrossRefGoogle Scholar
  11. 11.
    D.-Y. Yong, S. Ho, H.-S. Lee, A continuous-time sturdy-MASH ΔΣ modulator in 28 nm CMOS. IEEE J. Solid State Circuits 50(12), 2880–2890 (2015)CrossRefGoogle Scholar
  12. 12.
    M. Ortmanns, F. Gerfers, Y. Manoli, A case study on a 2-1-1 cascaded continuous-time sigma-delta modulator. IEEE Trans. Circuits Syst. I 52(8), 1515–1525 (2005)CrossRefzbMATHGoogle Scholar
  13. 13.
    A. Edward, J. Silva-Martinez, General analysis of feedback DAC’s clock jitter in continuous-time sigma-delta modulators. IEEE Trans. Circuits Syst. II 61(7), 506–510 (2014)CrossRefGoogle Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2018

Authors and Affiliations

  • Qiyuan Liu
    • 1
  • Alexander Edward
    • 2
  • Carlos Briseno-Vidrios
    • 3
  • Jose Silva-Martinez
    • 4
  1. 1.Qualcomm IncorporatedTempeUSA
  2. 2.Intel CorporationHillsboroUSA
  3. 3.Silicon Laboratories IncorporatedAustinUSA
  4. 4.Department of Electrical and Computer EngineeringTexas A&M UniversityCollege StationUSA

Personalised recommendations