PhotoNoCs: Design Simulation Tool for Silicon Integrated Photonics Towards Exascale Systems
The need to greatly increase the number of compute nodes to design exascale systems raises numerous challenges that must be solved to obtain an efficient system in terms of cost, energy consumption and performance. Data movement is a critical barrier toward realizing exascale computing systems, and therefore the interconnection network is a key component of these systems. Among the different technologies that could contribute to an efficient interconnect, photonics is perhaps the most disruptive, due to its capabilities to generate, transmit, and receive high bandwidth signals with superior power efficiencies and inherent immunity to degradation. However, photonic interconnects lack from practical buffering, which make these networks circuit switched in its essence. Therefore, new network architectures are required, both to satisfy the requirements of data transfers between nodes and between the multiple computing resources of each multicore node. This paper presents PhotoNoCs as a tool which helps the computer architect to design and test new approaches of photonics interconnection systems at different levels: On-chip networks for multicore architectures and off-chip networks for the whole supercomputer.
KeywordsPhotonics SiP On-chip Exascale
This work has been supported by the Spanish MECD and European Commission (FEDER funds) under the project TIN2015-66972-C5-2-R; and by the JCCM under the project PEII-2014-028-P. Juan-Jose Crespo is also funded by the Spanish MECD under national grant (FPU) FPU15/03627.
- 1.Beausoleil, R.G., Ahn, J., Binkert, N., Davis, A., Fattal, D., Fiorentino, M., Jouppi, N.P., McLaren, M., Santori, C., Schreiber, R.S., et al.: A nanophotonic interconnect for high-performance many-core computation. In: 16th IEEE Symposium on High Performance Interconnects, HOTI 2008, pp. 182–189. IEEE (2008)Google Scholar
- 2.Chan, J., Hendry, G., Biberman, A., Bergman, K., Carloni, L.P.: PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 691–696. European Design and Automation Association (2010)Google Scholar
- 4.Crespo, J.J., Alfaro Cortes, F.J., Sanchez Garcia, J.L.: PhotoNoCs: un simulador de redes ópticas para CMPs. Jornadas de Paralelismo, pp. 509–516 (2015). ISBN: 978-84-16017-52-2Google Scholar
- 7.Kaźmierczak, A., Drouard, E., Briere, M., Rojo-Romeo, P., Letartre, X., O’Connor, I., Gaffiot, F., Lisik, Z.: Optimization of an integrated optical crossbar in SOI technology for optical networks on chip. J. Telecommun. Inf. Technol. 109–114 (2007)Google Scholar
- 10.Shacham, A., Bergman, K., Carloni, L.P.: On the design of a photonic network-on-chip. In: Proceedings of the First International Symposium on Networks-on-Chip, pp. 53–64. IEEE Computer Society (2007)Google Scholar
- 14.Watts, M.R., Trotter, D.C., Young, R.W., Lentine, A.L.: Ultralow power silicon microdisk modulators and switches. In: 2008 5th IEEE International Conference on Group IV Photonics, pp. 4–6. IEEE (2008)Google Scholar