Advertisement

Symbolic Analysis and Synthesis of Analog Circuits Using Nullors and Pathological Mirror Elements

  • Miguel A. Duarte-Villaseñor
  • Esteban Tlelo-Cuautle
  • Luis Gerardo de la Fraga
  • Carlos Sánchez-López
Chapter
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 479)

Abstract

It has been demonstrated that symbolic circuit analysis of analog circuits modeled by nullors and pathological mirror elements leads us to deal with the nodal admittance (NA) matrix that is more compact than by using traditional modified nodal analysis (MNA). This chapter reviews such a theory and details the inclusion of pathological voltage mirrors and current mirrors into the NA formulation. In this manner, from a circuit topology consisting of nullors and mirrors we show how to perform symbolic circuit analysis and then how to synthesize those circuit elements using MOS transistors. It is also highlighted that from such kind of circuit modeling, one can transform a voltage-mode circuit into a current-mode one and vice versa. We show the design of both modes of operation at the transistor level of design, for which we also provide details on the synthesis approach where each nullator, norator, voltage mirror and current mirror can have multiple options to be implemented with MOS transistors. Several examples are provided to appreciate the advantages of the NA formulation from analog circuits modeled by nullors and mirrors, the symbolic circuit analysis, the transformation from voltage-mode to current-mode and vice versa, and the synthesis of pathological circuits by using MOS transistors. The synthesized circuits are unity-gain-cells, a current conveyor, a current-feedback operational amplifier, and an operational transconductance amplifier, which are designed with standard CMOS integrated circuit technology, and they are applied to implement active filters and oscillators.

Notes

Acknowledgements

This work is partially supported by CONACyT-Mexico under grant 237991.

References

  1. 1.
    Tellegen BDH (1954) La recherche pour una série compléte d’éléments de circuit ideaux non-linéaires. Rendiconti del Seminario Matematico e Fisico di Milano: Conferenza tenuta il. 25(1):134–144.  https://doi.org/10.1007/bf02923815
  2. 2.
    Carlin HJ (1964) Singular network elements. IEEE Trans Circuit Theory CT 11(1):67–72.  https://doi.org/10.1109/tct.1964.1082264
  3. 3.
    Martinelli G (1965) On nullor. Proc Inst Electr Electron Eng 53(3):332.  https://doi.org/10.1109/PROC.1965.3733CrossRefGoogle Scholar
  4. 4.
    Myers BR, Martinelli G (1965) Nullor model of transistor. Proc Inst Electr Electron Eng 53(7):758–759.  https://doi.org/10.1109/PROC.1965.4035CrossRefGoogle Scholar
  5. 5.
    Roedler D (1971) Node-admittance matrix of an ideal amplifier (Nullor). NTZ Nachrichtentechnische Zeitschrift 24(9):465–466Google Scholar
  6. 6.
    Coldham D, Bruton LT (1973) Computer analysis of nullor networks. Electron Lett 9(4):80–82CrossRefGoogle Scholar
  7. 7.
    Hien VH, Mesnard G (1976) Pathological circuits. Int J Electron 40(1):25–36.  https://doi.org/10.1080/00207217608920540CrossRefGoogle Scholar
  8. 8.
    Huijsing JH, Dekorte J (1977) Monolithic nullor–Universal active network element. IEEE J Solid State Circuits 12(1):59–64CrossRefGoogle Scholar
  9. 9.
    Soliman AM, Saad RA (2010) The voltage mirror-current mirror pair as a universal element. Int J Circuit Theory Appl 38(8):787–795zbMATHGoogle Scholar
  10. 10.
    Kumngern M, Khateb F, Kulej T (2017) Fully-balanced four-terminal floating nullor for ultra-low voltage analogue filter design. IET Circuits Devices Syst 11(2):173–182CrossRefGoogle Scholar
  11. 11.
    Pierzchala M, Fakhfakh M (2014) Symbolic analysis of nullor-based circuits with the two-graph technique. Circuits Syst Signal Process 33(4):1053–1066CrossRefGoogle Scholar
  12. 12.
    Shi G (2015) Two-graph analysis of pathological equivalent networks. Int J Circuit Theory Appl 43(9):1127–1146CrossRefGoogle Scholar
  13. 13.
    Tlelo-Cuautle E, Sanchez-Lopez C, Moro-Frias D (2010) Symbolic analysis of (MO)(I)CCI(II)(III)-based analog circuits. Int J Circuit Theory Appl 38(6):649–659Google Scholar
  14. 14.
    Nguyen Q-M, Chiang N-H, Tran H-D (2015) Symbolic nodal analysis of conveyor-based circuits considering non-ideal active devices. AEU Int J Electron Commun 69(11):1635–1640CrossRefGoogle Scholar
  15. 15.
    Tan L, Liu K, Bai Y (2013) Construction of CDBA and CDTA behavioral models and the applications in symbolic circuits analysis. Analog Integr Circuits Signal Process 75(3):517–523Google Scholar
  16. 16.
    Lin W-C, Wang Hung-Yu, Liu C-Y (2013) Symbolic analysis of active device containing differencing voltage or current characteristics. Microelectron J 44(4):354–358CrossRefGoogle Scholar
  17. 17.
    Sanchez-Lopez C, Cante-Michcol B, Morales-Lopez FE (2013) Pathological equivalents of CMs and VMs with multi-outputs. Analog Integr Circuits Signal Process 75(1):75–83CrossRefGoogle Scholar
  18. 18.
    Sanchez-Lopez C (2013) Pathological equivalents of fully-differential active devices for symbolic nodal analysis. IEEE Trans Circuits Syst I Regul Pap 60(3):603–615MathSciNetCrossRefGoogle Scholar
  19. 19.
    Huang W-C, Wang Hung-Yu, Cheng P-S (2012) Nullor equivalents of active devices for symbolic circuit analysis. Circuits Syst Signal Process 31(3):865–875MathSciNetCrossRefzbMATHGoogle Scholar
  20. 20.
    Soliman AM (2012) Pathological realizations of BOTA and FDDTA using grounded resistors. J Circuits Syst Comput 21(3). Article Number: 1250025Google Scholar
  21. 21.
    Soliman AM (2012) Classification and pathological realizations of transconductance amplifiers. J Circuits Syst Comput 21(1), Article Number: 1250010Google Scholar
  22. 22.
    Soliman AM (2011) Pathological representation of the two-output CCII and ICCII family and application. Int J Circuit Theory Appl 39(6):589–606CrossRefGoogle Scholar
  23. 23.
    Sanchez-Lopez C, Fernandez FV, Tlelo-Cuautle E, Tan SX-D (2011) Pathological element-based active device models and their application to symbolic analysis. IEEE Trans Circuits Syst I Regul Pap 58(6):1382–1395MathSciNetCrossRefGoogle Scholar
  24. 24.
    Wang Hung-Yu, Huang W-C, Chiang N-H (2010) Symbolic nodal analysis of circuits using pathological elements. IEEE Trans Circuits Syst II Express Briefs 57(11):874–877CrossRefGoogle Scholar
  25. 25.
    Tlelo-Cuautle E, Sanchez-Lopez C, Martinez-Romero E, Tan SX-D (2010) Symbolic analysis of analog circuits containing voltage mirrors and current mirrors. Analog Integr Circuits Signal Process 65(1):89–95CrossRefGoogle Scholar
  26. 26.
    Liang G, Ma L (2015) Adjoint of a linear multiport element based on generalized duality. IEEE Trans Circuits Syst II Express Briefs 62(1):21–25CrossRefGoogle Scholar
  27. 27.
    Lingling Tan Yu, Bai JT (2013) Trans-impedance filter synthesis based on nodal admittance matrix expansion. Circuits Syst Signal Process 32(3):1467–1476CrossRefGoogle Scholar
  28. 28.
    Tran H-D, Wang Hung-Yu, Nguyen Q-M (2015) High-Q biquadratic notch filter synthesis using nodal admittance matrix expansion. AEU Int J Electron Commun 69(7):981–987CrossRefGoogle Scholar
  29. 29.
    YongAn Li (2015) Systematic derivation for quadrature oscillators using CCCCTAs. Radioengineering 24(2):535–543. (Part: 2)Google Scholar
  30. 30.
    Duarte-Villasenor MA, Tlelo-Cuautle E, Gerardo de la Fraga L (2012) Binary genetic encoding for the synthesis of mixed-mode circuit topologies. Circuits Syst Signal Process 31(3):849–863MathSciNetCrossRefzbMATHGoogle Scholar
  31. 31.
    Shi G, Tan S, Tlelo-Cuautle E (2014) Advanced symbolic analysis for VLSI systems: methods and applications. SpringerGoogle Scholar
  32. 32.
    Sanabria-Borbón AC, Tlelo-Cuautle E (2017) Sizing analogue integrated circuits by integer encoding and NSGA-II. IETE Techn Rev, 1–7.  https://doi.org/10.1080/02564602.2016.1276869. (Published online 2017)
  33. 33.
    Senani R, Gupta SS (2011) Current-mode universal biquad using current followers: a minimal realization. Radioengineering 20(4):898–904Google Scholar
  34. 34.
    Tlelo-Cuautle E, Torres-Muñoz D, Torres-Papaqui L (2005) On the computational synthesis of CMOS voltage followers. IEICE Trans Fundam Electron Commun Comput Sci 88(12):3479–3484CrossRefGoogle Scholar
  35. 35.
    Tlelo-Cuautle E, Duarte-Villaseñor MA, Guerra-Gómez L (2008) Automatic synthesis of VFs and VMs by applying genetic algorithms. Circuits Syst Signal Process 27(3):391–403CrossRefGoogle Scholar
  36. 36.
    Tlelo-Cuautle E, Moro-Frías D, Sánchez-López C, Fakhfakh M (2011) Design of current conveyors and their applications in universal filters. In: IEEE 8th international conference on electrical engineering computing science and automatic control (CCE), pp. 1–6Google Scholar
  37. 37.
    Singh VK, Singh AK, Bhaskar DR, Senani R (2005) Novel mixed-mode universal Biquad configuration. IEICE Electron Express 2(22):548–553CrossRefGoogle Scholar
  38. 38.
    Tlelo-Cuautle E, de la Fraga LG, Phanrattanachai K, Pitaksuttayaprot K (2015) CDCTA and OTA realizations of a multi-phase sinusoidal oscillator. IETE Techn Rev 32(6):(497–504) (2015)Google Scholar

Copyright information

© Springer International Publishing AG, part of Springer Nature 2018

Authors and Affiliations

  • Miguel A. Duarte-Villaseñor
    • 1
  • Esteban Tlelo-Cuautle
    • 2
    • 3
  • Luis Gerardo de la Fraga
    • 3
  • Carlos Sánchez-López
    • 4
  1. 1.CONACyT-Instituto Tecnológico de TijuanaTijuanaMexico
  2. 2.Instituto Nacional de Astrofísica, Óptica y ElectrónicaPueblaMexico
  3. 3.Centro de Investigación y de Estudios Avanzados del IPNCiudad de MéxicoMexico
  4. 4.Universidad Autónoma de TlaxcalaApizacoMexico

Personalised recommendations