Advertisement

Parallel Batch Self-Organizing Map on Graphics Processing Unit Using CUDA

  • Habib DaneshpajouhEmail author
  • Pierre Delisle
  • Jean-Charles Boisson
  • Michael Krajecki
  • Nordin Zakaria
Conference paper
  • 561 Downloads
Part of the Communications in Computer and Information Science book series (CCIS, volume 796)

Abstract

Batch Self-Organizing Map (Batch-SOM) is being successfully used for clustering and visualization of high-dimensional datasets in a wide variety of domains. Although the structure of its training algorithm has a high potential for parallelization, focus of the previous efforts has been on the original Step-wise SOM. This gap is due to the facts that Batch-SOM requires some extra precautions (specially in its initialization phase), and it took quite a while since its introduction that researchers affirmed the desirability of using it in practice over the Step-wise SOM. Hence, the purpose of this paper is to propose a GPU parallelization model and implementation for the Batch-SOM using CUDA. The most computationally expensive parts of its training algorithm (such as steps to compute distance between each data vector and neuron, and determining the Best Matching Unit based on minimum distance) are identified and mapped on GPU to be processed in parallel. The proposed implementation shown significant speedups of 11× and 5× compared to the sequential and parallel CPU implementations respectively.

Keywords

Self-Organizing Map CUDA Clustering Parallel SOM GPGPU 

Notes

Acknowledgments

This work is partially supported by Malaysia Fundamental Research Grant Scheme (FRGS) 1/2017/ICT01/UTP/02/2. The experiments reported in this work were performed on the ROMEO computational centre of Champagne-Ardenne, France (http://romeo.univreims.fr). The authors would like to thank J. Loiseau for his useful advices on the GPU implementation.

References

  1. 1.
    Kohonen, T.: Self-Organizing Maps. Springer, Heidelberg (2001).  https://doi.org/10.1007/978-3-642-56927-2 CrossRefzbMATHGoogle Scholar
  2. 2.
    Kohonen, T.: Essentials of the self-organizing map. Neural Netw. 37, 52–65 (2013)CrossRefGoogle Scholar
  3. 3.
    Kohonen, T.: MATLAB Implementations and Applications of the Self-Organizing Map, 201 p. Unigrafia Oy, Helsinki (2014)Google Scholar
  4. 4.
    Alhoniemi, E., Himberg, J., Parhankangas, J., Vesanto, J.: SOM Toolbox, http://www.cis.hut.fi/projects/somtoolbox. Accessed 15 Jan 2017
  5. 5.
    Zhongwen, L., Zhengping, Y., Xincai, W.: Self-organizing maps computing on graphic process unit. In: ESANN’ 2005 - European Symposium on Artifitial Neural Networks, Bruges, Belgium, pp. 27–29 (2005)Google Scholar
  6. 6.
    Campbell, A., Berglund, E., Streit, A.: Graphics hardware implementation of the parameter-less self-organising map. In: Gallagher, M., Hogan, J.P., Maire, F. (eds.) IDEAL 2005. LNCS, vol. 3578, pp. 343–350. Springer, Heidelberg (2005).  https://doi.org/10.1007/11508069_45 CrossRefGoogle Scholar
  7. 7.
    Xiao, Y., Leung, C.S., Ho, T.-Y., Lam, P.-M.: A GPU implementation for LBG and SOM training. Neural Comput. Appl. 20, 1035–1042 (2011)CrossRefGoogle Scholar
  8. 8.
    Hasan, S., Shamsuddin, S.M., Lopes, N.: Soft computing methods for big data problems. In: Cai, Y., See, S. (eds.) GPU Computing and Applications, pp. 235–247. Springer, Singapore (2015).  https://doi.org/10.1007/978-981-287-134-3_15 Google Scholar
  9. 9.
    Davidson, G.: A parallel implementation of the self organising map using OpenCL, (2015)Google Scholar
  10. 10.
    Kohonen, T.K., Hynninen, J., Kangas, J., Laaksonen, J.: SOM_PAK: The Self-Organizing Map Program Package, 27 p. (1996)Google Scholar
  11. 11.
    Wang, H., Mansouri, A., Creput, J.-C.: Massively parallel cellular matrix model for self-organizing map applications. In: 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS), pp. 584–587. IEEE (2015)Google Scholar
  12. 12.
    Príncipe, J.C., José, C., Miikkulainen, R.: WSOM 2009. Springer, Heidelberg (2009).  https://doi.org/10.1007/978-3-642-35230-0 CrossRefzbMATHGoogle Scholar
  13. 13.
    NVIDIA: CUDA C Programming Guide (2017)Google Scholar
  14. 14.
    Daneshpajouh, H.: NSGA_II-VRP_C101 Dataset, https://drive.google.com/open?id=0ByIxLNivsQhyMVgtN0VFdTRsRms. Accessed 23 Apr 2017

Copyright information

© Springer International Publishing AG 2018

Authors and Affiliations

  • Habib Daneshpajouh
    • 1
    • 2
    Email author
  • Pierre Delisle
    • 1
  • Jean-Charles Boisson
    • 1
  • Michael Krajecki
    • 1
  • Nordin Zakaria
    • 2
  1. 1.Centre de Recherche en STIC (CReSTIC)Université de Reims Champagne-ArdenneReimsFrance
  2. 2.High Performance Cloud Computing Center (HPC3)Universiti Teknologi PETRONASSeri IskandarMalaysia

Personalised recommendations