Abstract
The PLL is a key subsystems of any transceiver for wireless applications. In state-of-the-art fundamental mm-Wave PLL (both analog and digital) the first divider and oscillator run at the highest frequency, becoming the system bottleneck for noise, tuning-range, power consumption and yield under PVT variation (X. Yi et al. in IEEE J Solid-State Circuits 49(2);347–359 (2014) [1], (W. Wu et al. in IEEE J. Solid-State Circuits 49(5);1081–1096, 2014) [2]. It is therefore highly desirable to adopt robust low power solutions for the frequency divider, with possibly a large tuning capability to overcome the variation. Injection locked (IL) LC frequency dividers achieve the higher speed for a given power consumption but need one or even more on-chip inductors rising the complexity of the design and yielding a large area consumption for a limited locking range (LR) (Yamamoto and Fujishima in IEEE International Solid State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2006) [3], (Chen et al. in IEEE Trans. Microw. Theory Tech. 57(12);3060–3069, 2009) [4], (Yu et al. in IEEE Microw. Wirel. Compon. Lett. 22(2), 82–84, 2012) [5], (Wu in IEEE Trans. Circuits Syst. I Regul. Pap. 60(8);2001–2008, 2013) [6], (Katayama et al. in IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), Sendai, 2015) [7]. Static CML dividers, on the other hand, are famous for the wide LR, but require a large power consumption to work at high speed, even if inductive peaking techniques are used (Li et al. in Proceedings of ESSCIRC, Seville, 2010) [8]. In (Ghilioni et al. in IEEE J. Solid-State Circuits 48(8);1842–1850, 2013) [9] an RC static divider based on CML dynamic latches with load modulation is proposed. This topology, derived by the traditional CML static one, improves the divider performance at high frequencies, leading to a low power tunable solution. This chapter is organized as follow. The basic concept of injection locking is revised in Sect. 5.1. This technique is particularly powerful and commonly adopted by many state-of-the-art high speed low power frequency dividers and multipliers. It is also useful to study the effect of coupled oscillators (such as quadrature VCOs) and the undesired effect of pulling between two VCOs running at different frequencies on the same chip and/or between the VCO and the power amplifier in a direct conversion transmitter (Razavi in IEEE J. Solid-State Circuits 39(9);1415–1424, 2004) [10], (Mirzaei et al. in IEEE J. Solid-State Circuits 42(9);1916–1932, 2007) [11], (Mirzaei et al. in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014) [12]. Section 5.2 recalls the most popular circuits used in state-of-the-art high speed dividers. The operation principle of each solution is briefly summarized and the design trade-offs are highlighted. Section 5.3 presents a systematic design methodology to maximize performance of RC static divider based on CML dynamic latches with load modulation in the frequency band from 60 to 90 GHz. A divide-by-4 prototype 28 nm bulk CMOS based on the proposed design techniques is fully characterized, demonstrating a measured operating range from 25 to 102 GHz, when drawing 2.81–5.64 mW from a 0.9 V supply.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
X. Yi, C.C. Boon, H. Liu, J.F. Lin, W.M. Lim, A 57.9–68.3 GHz 24.6 mW frequency synthesizer with in-phase injection-coupled QVCO in 65 nm CMOS technology. IEEE J. Solid-State Circuits 49(2), 347–359 (2014)
W. Wu, R.B. Staszewski, J.R. Long, A 56.4–63.4 GHz multi-rate all-digital fractional-N PLL for FMCW radar applications in 65 nm CMOS. IEEE J. Solid-State Circuits 49(5), 1081–1096 (2014)
K. Yamamoto, M. Fujishima, 70 GHz CMOS harmonic injection-locked divider, in IEEE International Solid State Circuits Conference - Digest of Technical Papers (San Francisco, CA, 2006), pp. 2472–2481
C.C. Chen, H.W. Tsao, H. Wang, Design and analysis of CMOS frequency dividers with wide input locking ranges. IEEE Trans. Microw. Theory Tech. 57(12), 3060–3069 (2009)
C.A. Yu, T.N. Luo, Y.J.E. Chen, A V-band divide-by-four frequency divider with wide locking range and quadrature outputs. IEEE Microw. Wirel. Compon. Lett. 22(2), 82–84 (2012)
L. Wu, H.C. Luong, Analysis and design of a 0.6 V 2.2 mW 58.5–72.9 GHz divide-by-4 injection-locked frequency divider with harmonic boosting. IEEE Trans. Circuits Syst. I Regul. Pap. 60(8), 2001–2008 (2013)
K. Katayama, S. Amakawa, K. Takano, M. Fujishima, Parasitic conscious 54 GHz divide-by-4 injection-locked frequency divider, in IEEE International Symposium on Radio-Frequency Integration Technology (RFIT) (Sendai, 2015), pp. 103–105
L. Li, P. Reynaert, M. Steyaert, A 60 GHz 15.7 mW static frequency divider in 90 nm CMOS, in Proceedings of ESSCIRC (Seville, 2010), pp. 246–249
A. Ghilioni, A. Mazzanti, F. Svelto, Analysis and design of mm-wave frequency dividers based on dynamic latches with load modulation. IEEE J. Solid-State Circuits 48(8), 1842–1850 (2013)
B. Razavi, A study of injection locking and pulling in oscillators. IEEE J. Solid-State Circuits 39(9), 1415–1424 (2004)
A. Mirzaei, M.E. Heidari, R. Bagheri, S. Chehrazi, A.A. Abidi, The quadrature LC oscillator: a complete portrait based on injection locking. IEEE J. Solid-State Circuits 42(9), 1916–1932 (2007)
A. Mirzaei, M. Mikhemar, H. Darabi, 21.8 A pulling mitigation technique for direct-conversion transmitters, in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (San Francisco, CA, 2014), pp. 374–375
W. Sansen, 1.3 analog CMOS from 5 micrometer to 5 nanometer, in IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers (San Francisco, CA, 2015), pp. 1–6
H. Jia, L. Kuang, Z. Wang, B. Chi, A W-band injection-locked frequency doubler based on top-injected coupled resonator. IEEE Trans. Microw. Theory Tech. 64(1), 210–218 (2016)
G. Mangraviti et al., Design and tuning of coupled-LC mm-wave subharmonically injection-locked oscillators. IEEE Trans. Microw. Theory Tech. 63(7), 2301–2312 (2015)
A. Li, S. Zheng, J. Yin, X. Luo, H.C. Luong, A 2148 GHz subharmonic injection-locked fractional-N frequency synthesizer for multiband point-to-point backhaul communications. IEEE J. Solid-State Circuits 49(8), 1785–1799 (2014)
B. Razavi, RF Microelectronics, 2nd edn. (Prentice Hall, New Jersey, 2011)
D.D. Kim, J. Kim, C. Cho, A 94 GHz locking hysteresis-assisted and tunable CML static divider in 65 nm SOI CMOS, in IEEE International Solid-State Circuits Conference - Digest of Technical Papers (San Francisco, CA, 2008), pp. 460–628
P. Mayr, C. Weyers, U. Langmann, A 90 GHz 65 nm CMOS injection-locked frequency divider, in IEEE International Solid-State Circuits Conference. Digest of Technical Papers (San Francisco, CA, 2007), pp. 198–596
L. Wu, H.C. Luong, A 0.6 V 2.2 mW 58–73GHz divide-by-4 injection-locked frequency divider, in Proceedings of the IEEE 2012 Custom Integrated Circuits Conference (2012), pp. 1–4
M. Vigilante, P. Reynaert, A 25-102 GHz 2.81–5.64 mW tunable divide-by-4 in 28 nm CMOS, in 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC) (2015), pp. 1–4
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Vigilante, M., Reynaert, P. (2018). mm-Wave Dividers . In: 5G and E-Band Communication Circuits in Deep-Scaled CMOS. Analog Circuits and Signal Processing. Springer, Cham. https://doi.org/10.1007/978-3-319-72646-5_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-72646-5_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-72645-8
Online ISBN: 978-3-319-72646-5
eBook Packages: EngineeringEngineering (R0)