Skip to main content

Conventional Test Methods

  • Chapter
  • First Online:

Abstract

With shrinking sizes of devices and increasing chip densities, circuits have become so fast, compact, and inaccessible that the use of conventional methods based on mechanical probe has become limited and inadequate. The conventional test methods or the mechanical probe techniques used for functional and internal fault testing face increasingly difficult challenges. This chapter discusses these limitations of conventional methods and highlights the importance of alternative probing solutions to address the upcoming challenges.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. N. Weste, D. Harris, Principles of CMOS VLSI Design – A Circuits and Systems Perspective, 4th edn. (Addison-Wesley, Reading, 2010)

    Google Scholar 

  2. Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors, 2011 Edition (Semiconductor Industry Association (SIA), San Jose, 2011)

    Google Scholar 

  3. H.-H.S. Lee, K. Chakrabarty, Test challenges for 3D integrated circuits. IEEE Des. Test Comput. 26(5), 26–35 (2009)

    Article  Google Scholar 

  4. W.R. Mann et al., The leading edge of production wafer probe test technology, in Proceedings of International Test Conference, Charlotte, October 2004, pp. 1168–1195

    Google Scholar 

  5. B.S. Landman, R.L. Russo, On a pin versus block relationship for partitions of logic graphs. IEEE Trans. Comput. c-20(12), 1469–1479 (1971)

    Article  Google Scholar 

  6. H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI (Addison Wesley, Reading, 1990)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Sayil, S. (2018). Conventional Test Methods. In: Contactless VLSI Measurement and Testing Techniques. Springer, Cham. https://doi.org/10.1007/978-3-319-69673-7_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-69673-7_1

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-69672-0

  • Online ISBN: 978-3-319-69673-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics