Skip to main content

Golden-Free Trojan Detection

  • Chapter
  • First Online:
The Hardware Trojan War
  • 2044 Accesses

Abstract

Hardware Trojans pose a serious threat to the expected functionality, performance, and security of integrated circuits (ICs). Many of the existing techniques for detection of hardware Trojans require the use of a “golden IC.” The golden IC is a fabricated instance of the design which is required to be free of Trojans and is used as a reference to verify the responses obtained from an IC under authentication. However identification and even existence of a golden IC may not be possible. In light of these challenges, techniques are desired which can detect a hardware Trojan without the need for a golden IC. This chapter gives an overview of golden-free Trojan detection.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    Prior work such as [8] have already proposed solutions for designing on-chip delay measurement circuitry.

  2. 2.

    One way to measure arbitrary path delays is using an automatic test equipment (ATE), by generating test patterns which excite the desired path(s), assuming they are testable, and then sweeping the clock period in a similar way until failure occurs.

  3. 3.

    In [5], these sensors were proposed in the context of custom test structures to isolate the paths that fail their delay constraints during post-silicon validation. But they can also be used in the described self-authentication process.

References

  1. C. Bao, D. Forte, A. Srivastava, On reverse engineering-based hardware Trojan detection. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(1), 49–57 (2016)

    Article  Google Scholar 

  2. D. Blaauw, K. Chopra, A. Srivastava, L. Scheffer, Statistical timing analysis: from basic principles to state of the art. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(4), 589–607 (2008)

    Article  Google Scholar 

  3. S. Kelly, X. Zhang, M. Tehranipoor, A. Ferraiuolo, Detecting hardware trojans using on-chip sensors in an ASIC design. J. Electron. Test. 31(1), 11–26 (2015)

    Article  Google Scholar 

  4. M. Li, A. Davoodi, M. Tehranipoor, A sensor-assisted self-authentication framework for hardware Trojan detection, in Design, Automation & Test in Europe Conference (2012), pp. 1331–1336

    Google Scholar 

  5. M. Li, A. Davoodi, L. Xie, Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations, in Design, Automation & Test in Europe Conference (2012), pp. 1591–1596

    Google Scholar 

  6. Y. Liu, K. Huang, Y. Makris, Hardware Trojan detection through golden chip-free statistical side-channel fingerprinting, in Design Automation Conference (2014), pp. 155:1–155:6

    Google Scholar 

  7. S. Narasimhan, X. Wang, D. Du, R.S. Chakraborty, S. Bhunia, TeSR: a robust temporal self-referencing approach for hardware Trojan detection, in IEEE International Symposium on Hardware-Oriented Security and Trust (2011), pp. 71–74

    Google Scholar 

  8. X. Wang, M. Tehranipoor, R. Datta, Path-RO: a novel on-chip critical path delay measurement under process variations, in International Conference on Computer-Aided Design (2008), pp. 640–646

    Google Scholar 

  9. L. Xie, A. Davoodi, Bound-based statistically-critical path extraction under process variations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(1), 59–71 (2011)

    Article  Google Scholar 

  10. L. Xie, A. Davoodi, J. Zhang, T.-H. Wu, Adjustment-based modeling for timing analysis under variability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(7), 1085–1095 (2009)

    Article  Google Scholar 

  11. N. Yoshimizu, Hardware trojan detection by symmetry breaking in path delays, in IEEE International Symposium on Hardware-Oriented Security and Trust (2014), pp. 107–111

    Google Scholar 

  12. Y. Zheng, S. Yang, S. Bhunia, SeMIA: self-similarity-based IC integrity analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(1), 37–48 (2016)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Azadeh Davoodi .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Davoodi, A. (2018). Golden-Free Trojan Detection. In: Bhunia, S., Tehranipoor, M. (eds) The Hardware Trojan War. Springer, Cham. https://doi.org/10.1007/978-3-319-68511-3_9

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-68511-3_9

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-68510-6

  • Online ISBN: 978-3-319-68511-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics