Skip to main content
SpringerLink
Log in

Design and Implementation of High Speed AES on a RISC Microcontroller

  • Conference paper
  • First Online:
Proceedings of the Second International Scientific Conference “Intelligent Information Technologies for Industry” (IITI’17) (IITI 2017)

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 680))

  • 687 Accesses

Abstract

Advanced Encryption Standard (AES) symmetric block cipher is widely used in cryptographic applications. It is extremely efficient on many diferent platforms, ranging from 8-bit microcontrollers to 64-bit processors. This paper presents fast software implementation to an 8-bit RISC microcontroller, typical for Smart Cards, sensor nodes etc. Their performance, including memory size and encryption time, was measured through simulation and the results are presented and compared to results obtained in other implementations.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Rankl, W., Effing, W.: Smart Card Handbook. Wiley, New York (2010)

    Book  Google Scholar 

  2. Daemen, J., Rijmen, V.: AES Proposal: Rijndael, AES Algorithm Submission (1999). http://csrs.nist.gov

  3. FIPS PUB 197: Advanced Encryption Standart (AES), Federal Information Processing Standards (FIPS), NIST, US Department of Commerce (2001)

    Google Scholar 

  4. Biryukov, A., Dunkelman, O., Keller, N., Khovratovich, D., Shamir, A.: Key recovery attacks of practical complexity on AES-256 variants with up to 10 rounds. In: Gilbert, H. (ed.) EUROCRYPT 2010. LNCS, vol. 6110, pp. 299–319. Springer, Heidelberg (2010). doi:10.1007/978-3-642-13190-5_15

    Chapter  Google Scholar 

  5. Daemen, J., Rijmen, V.: The block cipher rijndael. In: Quisquater, J.-J., Schneier, B. (eds.) CARDIS 1998. LNCS, vol. 1820, pp. 277–284. Springer, Heidelberg (2000). doi:10.1007/10721064_26

    Chapter  Google Scholar 

  6. Rinne, S., Eisenbarth, T., Paar, C.: Performance analysis of contemporary light-weight block ciphers on 8-bit microcontrollers. In: Software Performance Enhancement for Encryption and Decryption (SPEED 2007), pp. 33–42. Amsterdam (2007)

    Google Scholar 

  7. Poettering, B.: AVRAES: The AES block cipher on AVR controller. http://point-at-infinity.org/avraes/

  8. Plos, T., Groß, H., Feldhofer, M.: Implementation of symmetric algorithms on a synthesizable 8-bit microcontroller targeting passive RFID tags. In: Biryukov, A., Gong, G., Stinson, Douglas R. (eds.) SAC 2010. LNCS, vol. 6544, pp. 114–129. Springer, Heidelberg (2011). doi:10.1007/978-3-642-19574-7_8

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Communication Engineering and Technologies, Technical University of Varna, Varna, Bulgaria

    Plamen Stoianov

Authors
  1. Plamen Stoianov
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Plamen Stoianov .

Editor information

Editors and Affiliations

  1. Scientific Network for Innovation and Research Excellence, Machine Intelligence Research Labs (MIR labs), Auburn, Washington, USA

    Ajith Abraham

  2. Rostov State Transport University, Rostov-on-Don, Russia

    Sergey Kovalev

  3. Bauman Moscow State Technical University, Moscow, Russia

    Valery Tarassov

  4. VSB-Technical University of Ostrava, Ostrava, Czech Republic

    Vaclav Snasel

  5. Department Electrical Power Engineering, Technical University of Varna, Varna, Bulgaria

    Margreta Vasileva

  6. Rostov State Transport University, Rostov-on-Don, Russia

    Andrey Sukhanov

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG

About this paper

Cite this paper

Stoianov, P. (2018). Design and Implementation of High Speed AES on a RISC Microcontroller. In: Abraham, A., Kovalev, S., Tarassov, V., Snasel, V., Vasileva, M., Sukhanov, A. (eds) Proceedings of the Second International Scientific Conference “Intelligent Information Technologies for Industry” (IITI’17). IITI 2017. Advances in Intelligent Systems and Computing, vol 680. Springer, Cham. https://doi.org/10.1007/978-3-319-68324-9_39

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-68324-9_39

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-68323-2

  • Online ISBN: 978-3-319-68324-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation