Skip to main content

Two-Step Open-Loop VCO-Based ADC

  • Chapter
  • First Online:
  • 1215 Accesses

Part of the book series: Signals and Communication Technology ((SCT))

Abstract

As seen in Chap. 1, for both wireline and wireless communications, new standards always require larger data rates and signal bandwidths, e.g. VDSL2 and WLAN 802.11n are expected to extend their analog bandwidths to 30 MHz and 40 MHz respectively.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. H. van der Ploeg, R. Remmers, A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-\(\upmu \)m CMOS. Solid-State Circuits, IEEE J. 34(12), 1803–1811 (1989)

    Google Scholar 

  2. M.Z. Straayer, M.H. Perrott, A 12-bits, 10-MHz bandwidth, continuous-time Delta-Sigma ADC with a 5-bits, 950-MS/s VCO-based quantizer. IEEE J. Solid-State Circuits 43(4), 805–814 (2008)

    Article  Google Scholar 

  3. X. Xing, P. Gao, G. Gielen, A 40 MHz-BW two-step open-loop VCO-based ADC with 42fJ/step FoM in 40 nm CMOS, in Proceedings of IEEE ESSCIRC, (Bucharest, Romania, 2013), pp. 327–330

    Google Scholar 

  4. X. Xing, G.G.E. Gielen, A 42fJ/Step-FoM two-step VCO-based Delta-Sigma ADC in 40 nm CMOS. Solid-State Circuits, IEEE J. 50(3), 714–723 (2015)

    Article  Google Scholar 

  5. M. Park, M.H. Perrott, A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time \(\Delta \Sigma \) ADC with VCO-based integrator and quantizer implemented in 0.13 \(\upmu \)m CMOS. Solid-State Circuits, IEEE J. 44(12), 3344–3358 (2009)

    Google Scholar 

  6. K. Reddy, S. Rao, R. Inti, B. Young, A. Elshazly, M. Talegaonkar, P.K. Hanumolu, A 16-mW 78-dB SNDR 10-MHz BW CT \(\Delta \Sigma \) ADC using residue-cancelling VCO-based quantizer. Solid-State Circuits, IEEE J. 47(12), 2916–2927 (2012)

    Google Scholar 

  7. G. Taylor, I. Galton, A mostly-digital variable-rate continuous-time Delta-Sigma modulator ADC. Solid-State Circuits, IEEE J. 45(12), 2634–2646 (2010)

    Article  Google Scholar 

  8. J. Kim, T.K. Jang, Y.G. Yoon, S.H. Cho, Analysis and design of voltage-controlled oscillator based analog-to-digital converter. IEEE Trans. Circuits Syst. I Regul. Pap. 57(1), 18–30 (2010)

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Xinpeng Xing .

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG

About this chapter

Cite this chapter

Xing, X., Zhu, P., Gielen, G. (2018). Two-Step Open-Loop VCO-Based ADC. In: Design of Power-Efficient Highly Digital Analog-to-Digital Converters for Next-Generation Wireless Communication Systems. Signals and Communication Technology. Springer, Cham. https://doi.org/10.1007/978-3-319-66565-8_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-66565-8_6

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-66564-1

  • Online ISBN: 978-3-319-66565-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics