Abstract
One of the main limiting factors in dataflow supercomputing is the discrepancy between the topology of a typical dataflow graph (produced by compiler) and the typical topology of FPGA structure (produced by manufacturer) onto which the execution graph has to be mapped. One possible school of thought is to study cases where infinitesimal changes in hardware domain may generate much more than infinitesimal impact in the benefit domain (speed/complexity/power/risks). The research analyzes the effects of one such infinitesimal add-on in the hardware domain (moving from two-input adders to three-input adders). Different compilation techniques, debugging and optimizing tools and methods, offered by “Maxeler Technologies Ltd.,” are presented and elaborated.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Hurson, A., Milutinovic, V.: Advances in computers, Vol. 96, Elsevier Inc. (2015)
Neumann, J., First Draft of a Report on the EDVAC, Moore School of Electrical Engineering University of Pennsylvania, June (1945)
Nicolis, G., Prigogine, I., Self-Organization in Nonequilibrium Systems, John Wiley, New York (1977)
Milutinovic, V., editor, Computer Architecture, (Chapter 9, DataFlow Computation, Dennis, J.,), North Holland (1988)
Milutinovic, V., editor, High-Level Language Computer Architecture, (Chapter 9, DataFlow Machines, Gaudiot, J.-L.,), Computer Science Press (1989)
Hurson, A., Milutinovic, V., editors, DataFlow Processing, Elsevier (2015)
Milutinovic, V., Salom, J., Trifunovic, N., Giorgi, R., Guide to DataFlow SuperComputing, Springer, (2015)
Milutinovic, D., Milutinovic, V., Mapping of Interconnection Networks for Parallel Processing onto the Sea-of-Gates VLSI, IEEE Computer, Vol. 29, No. 6, June (1996)
Jovanovic, Z., Milutinovic, V., FPGA Accelerator for Floating-Point Matrix Multiplication, The IET Computers and Digital Techniques, Vol 6, Issue 4, pp. 249–256 (2012)
Flynn, M., Mencer, O., Milutinovic, V., Rakocevic, G., Stenstrom, P., Trobec, R., Valero, M., Moving from PetaFlops to PetaData, Communications of the ACM, Vol. 56, No. 5, pp. 39–43, May (2013)
Trifunovic, N., Milutinovic, V., Salom, J., Kos, A., Paradigm Shift in Big Data SuperComputing: DataFlow vs ControlFlow, Journal of Big Data, 2015, 2:4, May (2015)
Kos, A., Tomazic, S., Salom, J., Trifunovic, N., Valero, M., Milutinovic, V., New Benchmarking Methodology and Programming Model for Big Data Processing” Hindawi International Journal of Distributed Sensor Networks, Article ID 271752 (7 pages), (2015)
Blagojevic, V., et al, “A Systematic Approach to Generation of New Ideas for PhD Research in Computing,” Advances in Computers, Elsevier, Vol. 104, 2016, pp. 1–19.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this chapter
Cite this chapter
Milutinovic, V., Salom, J., Veljovic, D., Korolija, N., Markovic, D., Petrovic, L. (2017). Discrepancy Reduction Between the Topology of Dataflow Graph and the Topology of FPGA Structure. In: DataFlow Supercomputing Essentials. Computer Communications and Networks. Springer, Cham. https://doi.org/10.1007/978-3-319-66128-5_2
Download citation
DOI: https://doi.org/10.1007/978-3-319-66128-5_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-66127-8
Online ISBN: 978-3-319-66128-5
eBook Packages: Computer ScienceComputer Science (R0)