Abstract
The chapter introduces the hardware design of an automated system for prediction and detection of cardiac arrhythmias especially VT/VF. The system’s architecture is presented, the preprocessing stage is explained, then the system control scheme is introduced, and next the specifics for the realization of the QRS complex, the P and T wave signal delineation, and the classification systems are presented. The chapter is concluded by listing the ASIC implementation results of the given system in 65-nm GlobalFoundries process.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Bibliography
J. Pan, W.J. Tompkins, A real-time QRS detection algorithm. IEEE Trans. Biomed. Eng. 32(3), 230–236 (1985)
N. Thakor, J. Webster, W. Tompkins, Optimal qrs detector. Med. Biol. Eng. Comput. 21(3), 343–350 (1983)
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Saleh, H., Bayasi, N., Mohammad, B., Ismail, M. (2018). Hardware Design and Implementation. In: Self-powered SoC Platform for Analysis and Prediction of Cardiac Arrhythmias . Analog Circuits and Signal Processing. Springer, Cham. https://doi.org/10.1007/978-3-319-63973-4_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-63973-4_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-63972-7
Online ISBN: 978-3-319-63973-4
eBook Packages: EngineeringEngineering (R0)