Abstract
This paper proposes a hardware design, implemented on an FPGA, for a hybrid selective encryption and selective error correction coding scheme. FPGA’s are used as implementation platforms in image processing, as its structure exploits the temporal and spatial parallelism. The algorithm aims at implementing security and reliability in which encryption and encoding are performed in a single step using Bezier curve and Galois field GF (2m). The system aims at speeding up the encryption and encoding operations without compromising either on security or on error correcting capability by using selective encryption and selective encoding. The coding for hybrid crypto-coding algorithm is carried out using VHDL. The algorithm is simulated and synthesized using Xilinx ISE 10.1 software. The algorithm is implemented on Spartan 3 FPGA device 3s1000fg676-5. The proposed scheme reduces the hardware as modular arithmetic operations are involved.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Caglar, H., Akansu, A.N.: A generalized parametric PR-QMF design technique based on Bernstein polynomial approximation. IEEE Trans. Sig. Process. 41(7), 2314–2321 (1993)
[Online notes]: Bernstein; Visualization and Graphics Research Group. Department of Computer Science, University of California. www.idav.ucdavis.edu/education/CAGDNotes/Bernstein-Polynomials.pdf
Weisstein, E.W.: “Bézier Curve”, From MathWorld—A Wolfram Web Resource. http://mathworld.wolfram.com/BezierCurve.html
Cameron, P.J.: The Encyclopedia of Design Theory: Galois Fields 30 May 2003
Gupta, C.P., Gautam, S.: Joint AES algorithm and LDPC codes. Int. J. Sci. Eng. Res. 4(7), 603–606 (2013)
Yao, J., Liu, J., Yang, Y.: Joint encryption and error correction technical research applied an efficient turbo code. Int. J. Secur. Appl. 9(10), 31–46 (2015). doi:10.14257/ijsia.2015.9.10.03
Babu, N., Noorbasha, F., Gunnam, L.C.: Implementation of high security cryptographic systems with improved error correction and detection rate using FPGA. IAES Int. J. Electr. Comput. Eng. 6(2), 602–610 (2016). ISSN 2088-8708
Stallings, W.: Cryptography and Network Security: Principles and Practice, 4th edn. Prentice-Hall Press, Upper Saddle River (2006)
Abdul Elminaam, D.S., Abdul Kader, H.M., Hadhoud, M.M.: Performance evaluation of symmetric encryption algorithms. Commun. IBIMA 8, 58–63 (2009). ISSN 1943-7765
Jakhar, S.: Comparative analysis between DES and RSA algorithms. IJARCSSE 2(7), 386–390 (2012)
Amounas, F., El Kinani, E.H., Hajar, M.: A novel approach for enciphering data based ECC using Catalan numbers. Inst. Adv. Eng. Sc. Int. J. Inf. Netw. Secur. (IJINS) 2(4), 339–347 (2013). ISSN 2089-3299
Kute, V.B., Paradhi, P.R.: A software comparison of RSA and ECC. Int. J. Comput. Appl. 2(1), 61–65 (2009)
Ganepola, V.S., et al.: Performance study of non-binary LDPC codes over Galois field. In: CSNDSP08. IEEE (2008)
Wasule, P.U., Ugale, S.: Review paper on decoding of LDPC codes using Advanced Gallagers algorithm. IJAICT 1(7), 622–625 (2014)
AlinSindhu, A.: Galois field based very fast and compact error correcting technique. Int. J. Eng. Res. Appl. 4(1), 94–97 (2014). www.ijera.com. ISSN 2248-9622 (Version 4)
Fossorier, M.P.C., Mihaljevic, M., Imai, H.: Reduced complexity iterative decoding of low density parity check nodes based on belief propagation. IEEE Trans. Commun. 47(5), 673–680 (1999)
Chen, J.P., Fossorier, M.P.C.: Density evolution for two improved BP-based decoding algorithm for LDPC codes. IEEE Commun. Lett. 6(5), 208–210 (2002)
Xu, M., Wu, J., Zhang, M.: A modified offset Min-sum decoding algorithm for LDPC codes. In: 3rd IEEE International Conference on Computer Science and Information Technology, (ICCSIT), vol. 3 (2010)
Kim, J., Ramamoorthy, A.: The design of efficiently encodable rate-compatible LDPC codes. IEEE Trans. Commun. 57(2), 365–375 (2009)
Srividya, B.V., Akhila, S.: A heuristic approach for secured transfer of image based on Bezier curve over Galois field GF(p^m). In: IEEE International Conference on Circuits, Communication, Control and Computing (2014)
Srividya, B.V., Akhila, S.: Bezier curves with low density parity check codes over Galois field for error recovery in an image. In: IEEE International Conference on Communication and Signal Processing (2016)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this paper
Cite this paper
Srividya, B.V., Akhila, S. (2018). Implementing a Hybrid Crypto-coding Algorithm for an Image on FPGA. In: Satapathy, S., Joshi, A. (eds) Information and Communication Technology for Intelligent Systems (ICTIS 2017) - Volume 2. ICTIS 2017. Smart Innovation, Systems and Technologies, vol 84. Springer, Cham. https://doi.org/10.1007/978-3-319-63645-0_8
Download citation
DOI: https://doi.org/10.1007/978-3-319-63645-0_8
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-63644-3
Online ISBN: 978-3-319-63645-0
eBook Packages: EngineeringEngineering (R0)