Advertisement

Energy-Efficient Software Design for Video Systems

  • Muhammad Usman Karim Khan
  • Muhammad Shafique
  • Jörg Henkel
Chapter

Abstract

This chapter provides details about the runtime supervision of the video processing system at the software layer. The main responsibilities addressed in this layer are to allocate compute nodes, realize power efficiency and budget power to the video system. In order to parallelize the execution of a video application, resources are allocated to the application at runtime, by considering the user demands, and application and hardware attributes of the system. Further, the workload is distributed among the compute nodes in a way that throughput-per-watt is increased. Video application properties are also exploited at runtime, and these properties are used to adjust the configuration knobs, which leverage power/complexity with the output video quality. Moreover, resource and power allocation to multiple applications running concurrently on multi/many-core homogeneous and heterogeneous systems are also discussed.

References

  1. 1.
    Cesar, E., Moreno, A., Sorribes, J., & Luque, E. (2006). Modeling Master/Worker applications for automatic performance tuning. Parallel Computing, 32(7), 568–589.CrossRefGoogle Scholar
  2. 2.
    Lian, C. J., Chien, S. Y., Lin, C. P., Tseng, P. C., & Chen, L. G. (2007). Power-aware multimedia: concepts and design perspectives. IEEE Circuits and Systems Magazine, 26–34.Google Scholar
  3. 3.
    Carlson, T., Heirman, W., & Eeckhout, L. (2011). Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In High Performance Computing, Networking, Storage and Analysis.Google Scholar
  4. 4.
    Li, S., Ahn, J. H., Strong, R., Brockman, J., Tullsen, D., & Jouppi, N. (2009). McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Microarchitecture.Google Scholar
  5. 5.
    Bjontegaard, G. (2001). Calculation of average PSNR differences between RD-curves. VCEG Contribution VCEG-M33.Google Scholar
  6. 6.
    Sullivan, G. J., Ohm, J., Han, W., & Wiegand, T. (2012). Overview of high efficiency video coding. IEEE Transactions on Circuits and Systems for Video Technology, 22(12), 1649–1668.CrossRefGoogle Scholar
  7. 7.
    Khan, M. U. K., Shafique, M., & Henkel, J. (2014). Fast hierarchical intra angular mode selection for high efficiency video coding. In International Conference on Image Processing.Google Scholar
  8. 8.
    Knuth, D. E. (1998). The art of computer programming, Addison-Wesley, p. 232.Google Scholar
  9. 9.
    Huck, S. (2011). Measuring processor power, TDP vs. ACP. Intel.Google Scholar
  10. 10.
    ces265: Open-source C++ based multithreaded HEVC software. Chair for Embedded Systems. [Online]. Available: http://ces.itec.kit.edu/ces265/. Accessed 06 Aug 2014.
  11. 11.
    Jiang, W., Mal, H., & Chen, Y. (2012). Gradient based fast mode decision algorithm for intra prediction in HEVC. In International Conference on Consumer Electronics, Communications and Networks.Google Scholar
  12. 12.
    Chan, T. F., Golub, G. H., & LeVequ, R. J. (1979). Updating formulae and a pairwise algorithm for computing sample variances. Stanford: Stanford University.Google Scholar
  13. 13.
    Sun, H., Zhou, D., & Goto, S. (2012). A low-complexity HEVC Intra prediction algorithm based on level and mode filtering,. In International Conference on Multimedia and Expo (ICME).Google Scholar
  14. 14.
    Ma, K., Li, X., Chen, M., & Wang, X. (2011). Scalable power control for many-core architectures running multi-threaded applications. In Internation Symposium on Computer Architecture.Google Scholar
  15. 15.
    Sharifi, A., Mishra, A., Srikantaiah, S., Kandemir, M., & Das, C. R. (2012). PEPON: Performance-aware hierarchical power budgeting for NoC based multicores. In Parallel Architectures and Compilation Techniques.Google Scholar
  16. 16.
    Mishra, A., Srikantaiah, S., Kandemir, M., & Das, C. R. (2010). CPM in CMPs: Coordinated power management in chip-multiprocessors. In International Conference on High Performance Computing, Networking, Storage and Analysis.Google Scholar
  17. 17.
    Khan, M. U. K., Shafique, M., & Henkel, J. (2014). Software architecture of high efficiency video coding for many-core systems with power-efficient workload balancing. In Design, Automation and Test in Europe.Google Scholar
  18. 18.
    Shafique, M., Zatt, B., Walter, F. L., Bampi, S., & Henkel, J. (2012). Adaptive power management of on-chip video memory for multiview video coding. In Design Automation Conference.Google Scholar

Copyright information

© Springer International Publishing AG 2018

Authors and Affiliations

  • Muhammad Usman Karim Khan
    • 1
  • Muhammad Shafique
    • 2
  • Jörg Henkel
    • 3
  1. 1.IBM Deutschland Research & Development GmbHBöblingenGermany
  2. 2.Institute of Computer EngineeringVienna University of TechnologyViennaAustria
  3. 3.Department of Computer ScienceKarlsruhe Institute of TechnologyKarlsruheGermany

Personalised recommendations