Skip to main content

Hardware Reduction for Moore NFSMs

  • Chapter
  • First Online:
  • 486 Accesses

Part of the book series: Studies in Systems, Decision and Control ((SSDC,volume 113))

Abstract

The Chapter is devoted to hardware reduction targeting the normal LCS-based Moore FSMs. Firstly, the optimization methods are proposed for the base model of NFSM. They are based on the executing either optimal state assignment or transformation of state codes. Two different models are proposed for the case of code transformation. They depend on the numbers of microoperations of FSM and outputs of EMB in use. The models are discussed based on the principle of code sharing. In this case, the state code is represented as a concatenation of the code of normal LCS and the code of component inside this chain. The last part of the chapter is devoted to design methods targeting the hybrid FPGAs.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Baranov, S.I.: Logic synthesis for control automata. Kluwer Academic Publishers (1994)

    Google Scholar 

  2. Barkalov, A., Titarenko, L.: Logic synthesis for FSM-based control units. Lecture Notes in Electrical Engineering, vol. 53. Springer, Berlin (2009)

    Google Scholar 

  3. Barkalov, A., Węgrzyn, M.: Design of control units with programmable logic. UZ Press, Zielona Góra (2006)

    Google Scholar 

  4. Wiśniewski, R.: Synthesis of Compositional Microprogram Control Units for Programmable Devices. UZ Press, Zielona Góra (2009)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Alexander Barkalov .

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG

About this chapter

Cite this chapter

Barkalov, A., Titarenko, L., Bieganowski, J. (2018). Hardware Reduction for Moore NFSMs. In: Logic Synthesis for Finite State Machines Based on Linear Chains of States. Studies in Systems, Decision and Control, vol 113. Springer, Cham. https://doi.org/10.1007/978-3-319-59837-6_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-59837-6_7

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-59836-9

  • Online ISBN: 978-3-319-59837-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics