Abstract
SystemVerilog functional coverage (SFC) is another important component that falls within SystemVerilog. In this chapter, we will discuss the difference between code and functional coverage and SFC fundamentals such as “covergroup,” “coverpoint,” “cross,” “transition,” etc. along with complete examples.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Mehta, A.B. (2018). SystemVerilog Functional Coverage (SFC). In: ASIC/SoC Functional Design Verification. Springer, Cham. https://doi.org/10.1007/978-3-319-59418-7_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-59418-7_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-59417-0
Online ISBN: 978-3-319-59418-7
eBook Packages: EngineeringEngineering (R0)