Abstract
This chapter will discuss what is SystemVerilog. Is it a monolithic language? Or is it an umbrella under which many languages with different syntax and semantics work with a single simulation kernel? How did SystemVerilog came about?
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Mehta, A.B. (2018). SystemVerilog Paradigm. In: ASIC/SoC Functional Design Verification. Springer, Cham. https://doi.org/10.1007/978-3-319-59418-7_3
Download citation
DOI: https://doi.org/10.1007/978-3-319-59418-7_3
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-59417-0
Online ISBN: 978-3-319-59418-7
eBook Packages: EngineeringEngineering (R0)