Abstract
The ubiquitous use of digital electronic systems affects all aspects of modern life. While we all trust these devices to be functional, their design and verification have become increasingly complex. Increasing levels of functionality are integrated into connected devices, implemented on technology nodes, the geometry of which continues to shrink. This continued trend drives the well-known gap between the ability to manufacture chips with increasing functionality versus the resources required to design and verify that functionality in a reasonable amount of time. This is often referred to as the Verification Crisis. Finding functional problems late in the design process poses a huge commercial risk. In addition, time-to-market and budget requirements increase the pressure on design and verification teams to complete development programs more quickly. In order to limit the risk of failure during the development process, the industry is shifting methodologies and tools toward earlier validation and verification. Formal verification is an integral part of this technology shift. In this chapter, we look at some important application scenarios for Formal-based solutions and highlight key underlying technologies.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Formal verification tool and service vendor websites. OneSpin Solutions: www.onespin.com Cadence Design Systems: https://www.cadence.com/content/cadence-www/global/en_US/home/tools/system-design-and-verification/formal-and-static-verification.html Synopsys: https://www.synopsys.com/verification/static-and-formal-verification.html Mentor Graphics: https://www.mentor.com/products/fv/questa-formal/ IBM: https://www.research.ibm.com/haifa/projects/verification/Formal_Methods-Home/ Oski Technology: http://www.oskitechnology.com
FormalWorld.org: A website dedicated to formal verification, http://www.formalworld.org
M. Bartley, Test and verification formal day conference, http://www.testandverification.com/conferences/formal-verification-conference/, 2013-’16
Center for Electronic Systems Design, University of Berkley. Introduction to formal verification, https://embedded.eecs.berkeley.edu/research/vis/doc/VisUser/vis_user/node4.html
J. Cooley, How engineers feel about formal verification: Dac report #1, http://www.deepchip.com/items/dac16-01a.html, 2016
J. Hogan, Formal verification primer, http://www.deepchip.com/items/0558-01.html, 2016
V. Singhal, These five principles define formal verification, http://electronicdesign.com/eda/these-five-principles-define-formal-verification, 2015
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Brinkmann, R., Kelf, D. (2018). Formal Verification—The Industrial Perspective. In: Drechsler, R. (eds) Formal System Verification. Springer, Cham. https://doi.org/10.1007/978-3-319-57685-5_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-57685-5_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-57683-1
Online ISBN: 978-3-319-57685-5
eBook Packages: EngineeringEngineering (R0)