Abstract
Power consumption reduction is crucial for portable equipments and for those in remote locations, whose battery replacement is impracticable. P\(^2\)IP is an architecture targeting real-time embedded image and video processing, which combines runtime reconfigurable processing, low-latency and high performance. Being a configurable architecture allows the combination of powerful video processing operators (Processing Elements or PEs) to build the target application. However, many applications do not require all PEs available. Remaining idle, these PEs still represent a power consumption problem that Partial Reconfiguration can mitigate. To assess the impact on energy consumption, another P\(^2\)IP implementation based on Partial Reconfiguration was developed and tested with three different image processing applications. Measurements have been made to analyze energy consumption when executing each of three applications. Results show that compared to the original implementation of the architecture use of Partial Reconfiguration leads to power savings of up to 45%.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Cardona, L.A., Ferrer, C.: AC_ICAP: a flexible high speed ICAP controller. Int. J. Reconfigurable Comput. (2015). doi:10.1155/2015/314358
Possa, P.R., Mahmoudi, S.A., Harb, N., Valderrama, C., Manneback, P.: A multi-resolution FPGA-based architecture for real-time edge and corner detection. IEEE Trans. Comput. 63, 2376–2388 (2014). doi:10.1109/TC.2013.130
Possa, P., Harb, N., Dokládalová, E., Valderrama, C.: P\(^2\)IP: a novel low-latency programmable pipeline image processor. Microprocess. Microsyst. 39, 529–540 (2015). doi:10.1016/j.micpro.2015.06.010
da Cunha Possa, P.R.: Reconfigurable low-latency architecture for real-time image and video processing. UMONS (2013)
Liu, S., Pittman, R.N., Forin, A.: Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller. In: Microsoft Research (2009)
Liu, S., Pittman, R.N., Forin, A.: Energy reduction with run-time partial reconfiguration. In: Microsoft Research (2009)
Ihsen, A.: Conception de Systèmes Embarqués Fiables et Auto-réglables. Universit de Valenciennes, Applications sur les Systèemes de Transport Ferroviaire (2016)
Becker, T., Luk, W., Cheung, P.Y.K.: Energy-aware optimization for run-time reconfiguration. In: 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 55–62 (2010). doi:10.1109/FCCM.2010.17
Blodget, B., Bobda, C., Huebner, M., Niyonkuru, A.: Partial and dynamically reconfiguration of Xilinx Virtex-II FPGAs. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 801–810. Springer, Heidelberg (2004). doi:10.1007/978-3-540-30117-2_81
Xilinx: Vivado Design Suite Tutorial - Partial Reconfiguration (2015)
Xilinx: ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide (2015)
Srikanth, E.: Zynq-7000 AP SoC Low Power Techniques part 3 - Measuring ZC702 Power with a Standalone Application Tech Tip (2014)
Texas Instruments: USB Interface Adapter Evaluation Module User’s Guide (2006)
Xilinx: AXI4-Lite IPIF v3.0 (2016)
Nunez-Yanez, J.L., Hosseinabady, M., Beldachi, A.: Energy optimization in commercial FPGAs with voltage, frequency and logic scaling. IEEE Trans. Comput. 65, 1484–1493 (2016). doi:10.1109/TC.2015.2435771
Xilinx: Partial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable SoC Devices (2013)
Silva, C.A.A., Neto, A.D.D., Oliveira, J.A.N., Melo, J.D., Barbalho, D.S., Avelino, A.M.: Definition of an architecture to configure artificial neural networks topologies using partial reconfiguration in FPGA. IEEE Latin Am. Trans. 15, 2094–2100 (2015)
Dondo, J.D., Barba, J., Rincón, F., Moya, F., López, J.C.: Dynamic objects: supporting fast and easy run-time reconfiguration in FPGAs. J. Syst. Archit. 59, 1–15 (2013). doi:10.1016/j.sysarc.2012.09.001
Muhammed, A.K., Rudolph, P., Gohringer, D., Hubner, M.: Dynamic and partial reconfiguration of Zynq 7000 under Linux. In: 2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013 (2013). doi: 10.1109/ReConFig.2013.6732279
Acknowledgments
The authors would like to thank the support from the Coordination of Superior Level Staff Improvement (CAPES), brazilian sponsoring agency, and also the Electronics and Microelectronics Department from the University of Mons, Belgium, for the support offered to the development of this work.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this paper
Cite this paper
Avelino, Á., Obac, V., Harb, N., Valderrama, C., Albuquerque, G., Possa, P. (2017). LP-P\(^2\)IP: A Low-Power Version of P\(^2\)IP Architecture Using Partial Reconfiguration. In: Wong, S., Beck, A., Bertels, K., Carro, L. (eds) Applied Reconfigurable Computing. ARC 2017. Lecture Notes in Computer Science(), vol 10216. Springer, Cham. https://doi.org/10.1007/978-3-319-56258-2_2
Download citation
DOI: https://doi.org/10.1007/978-3-319-56258-2_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-56257-5
Online ISBN: 978-3-319-56258-2
eBook Packages: Computer ScienceComputer Science (R0)