Advertisement

Green Experiments with FPGA

  • Alex Drozd
  • Julia Drozd
  • Svetlana Antoshchuk
  • Viktor Antonyuk
  • Konstantin Zashcholkin
  • Miroslav Drozd
  • Oleh Titomir
Chapter
Part of the Studies in Systems, Decision and Control book series (SSDC, volume 105)

Abstract

The opportunity of the modern CAD and feature of FPGA for development of the power-efficient digital components of computer systems are examined experimentally. Possibilities of a preliminary estimate of energy consumption in the project implemented in Altera FPGA are analyzed. The possibility of an assessment of energy consumption distribution between parts of the project circuit by control of signals activity is shown. Influence of the partial failure of circuits of the general signals on energy consumption of the FPGA circuit is researched. The possibility of monitoring of the general signals in the circuit according to its energy consumption is shown. A problem of the glitches caused by signal races with parasitic transitions leading to essential power losses is considered. The program model developed for an assessment of glitches in the iterative array multiplier shows repeated exceeding of number of parasitic transitions in comparison with the number of functional ones. The matrix parallelism which is widely used in the FPGA circuits is the cornerstone of the problem of glitches. Experiments with FPGA show solution this problem by simplification of array structures in use of additional and natural pipelining and in execution of the truncated operations.

Keywords

Computer system Digital component Altera Quartus II FPGA Energy consumption Glitch power 

References

  1. 1.
    Kharchenko, V., Kondratenko, Y., Kacprzyk, J. (eds.): Green IT Engineering: Concepts, Models, Complex Systems Architectures, Studies in Systems, Decision and Control, vol. 74. Springer International Publishing, Berlin (2017). doi: 10.1007/978-3-319-44162-7
  2. 2.
    Murugesan, S., Gangadharan, G.R.: Harnessing Green IT. Principles and Practices. Wiley and Sons Ltd., UK (2012)Google Scholar
  3. 3.
    Kharchenko, V.S., Sklyar, V.V. (eds.): FPGA-based NPP I&C Systems: Development and Safety Assessment, 188 pp. RPC Radiy, National Aerospace University “KhAI”, SSTC on Nuclear and Radiation Safety, Ukraine (2008)Google Scholar
  4. 4.
    Drozd, M., Drozd, A.: Safety-related instrumentation and control systems and a problem of the hidden faults. In: Proceedings of the 10th International Conference on Digital Technologies 2014, Zhilina, Slovak Republic, pp. 137–140 (2014)Google Scholar
  5. 5.
    Cyclone FPGA Family Data Sheet. Altera Corporation (2003) http://www.altera.com
  6. 6.
    PowerPlay Early Power Estimator. User Guide. Altera Corporation (2013)Google Scholar
  7. 7.
    PowerPlay Power Analysis. Quartus II Handbook Version 13.1.0.—Altera Corporation (2013) http://www.altera.com/literature/hb/qts/qts_qii53013.pdf
  8. 8.
    Kumar, V., Murthy Sharma, N.S., Lal Kishore, K.: A technique to reduce glitch power during physical design stage for low power and less IR drop. Int J. Comput. Appl. (0975–8887) 39(18), 62–67 (2012)Google Scholar
  9. 9.
    Tu, J.-F.: Preventing glitches circuit in flash ADC. Int. J. Electr. Eng. Inf. 3(2), 178–193 (2011)Google Scholar
  10. 10.
    Chandracasan, A.P., Sheng, R., Brodersen, S.: Low-power CMOS digital design. IEEE J. Solid-State Circuits 27(4), 473–484 (1992)CrossRefGoogle Scholar
  11. 11.
    Hashimoto, M., Onodera, H., Tamaru, K.: A practical gate resizing technique considering glitch reduction for low power design. In: Proceedings of 36th Annual Conference on Design Automation, pp. 446–451 (1999)Google Scholar
  12. 12.
    Shum, W., Anderson, J.H.: FPGA glitch power analysis and reduction. In: International Symposium on Low power electronics and design (ISLPED), pp. 27–32 (2011)Google Scholar
  13. 13.
    Ramezani, R., Yakovlev, A., Xia, F., Murphy, J.P., Shang, D.: Voltage sensing using an asynchronous charge-to-digital converter for energy-autonomous environments. IEEE J. Emerg. Sel. Top. Circuits Syst. 3(1), 35–44 (2013)CrossRefGoogle Scholar
  14. 14.
    Chen, Z., Wei, L., Roy, K.: Reducing glitching and leakage power in low voltage CMOS circuits. Purdue University Purdue ePubs ECE Technical Report (1997)Google Scholar
  15. 15.
    Vikas, D.: A review on glitch reduction techniques. Int. J. Res. Eng. Technol. 3(2), 145–148 (2014)CrossRefGoogle Scholar
  16. 16.
    Hashimoto, M., Onodera, H., Tamaru, K.: A power optimization method considering glitch reduction by gate sizing. In: Proceedings of International Symposium on Low Power Electronics and Design, pp. 221–2261 (1998)Google Scholar
  17. 17.
    Lee, H., Shin, H., Kim, J.: Glitch elimination by gate freezing, gate sizing and buffer insertion for low power optimization circuit. In: Proceedings of the 30th Annual Conference of the IEEE Industrial Electronics Society, Busan, Korea, vol. 3, pp. 2126–2131 (2004)Google Scholar
  18. 18.
    Agrawal, V.D.: Low-power design by hazard filtering. In: Proceedings of Tenth International Conference on VLSI Design, ISSN: 1063 9667, pp. 193–197 (1997)Google Scholar
  19. 19.
    Lamoureux, J., Lemieux, G., Wilton, S.: GlitchLess: dynamic power minimization in FPGAs through edge alignment and glitch filtering. IEEE TVLSI 16(11), 1521–1534 (2008)Google Scholar
  20. 20.
    Kharchenko, V. (ed.): Green IT-Engineering. Vol. 1. Principles, Components and Models, 593 pp. National Aerospace University KhAI, Ukraine (2014) (in Russian)Google Scholar
  21. 21.
    Kharchenko, V., Illiashenko, O.: Concepts of green IT engineering: taxonomy, principles and implementation. In: Kharchenko, V., Kondratenko, Y., Kacprzyk, J. (eds.) Green IT Engineering: Concepts, Models, Complex Systems Architectures, Studies in Systems, Decision and Control, vol. 74. Springer International Publishing, Berlin, pp. 3–20 (2017). doi: 10.1007/978-3-319-44162-7_1
  22. 22.
    Drozd, J., Drozd, A.: Models, methods and means as resources for solving challenges in co-design and testing of computer systems and their components. In: Proceedings of the 9th International Conference on Digital Technologies, Zhilina, Slovakia, pp. 176–180 (2013)Google Scholar
  23. 23.
    Maevsky, D.A.: A New Approach to Software Reliability. Lecture Notes in Computer Science: Software Engineering for Resilient Systems, № 8166, pp. 156–168. Springer International Publishing, Berlin (2013). doi: 10.1007/978-3-642-40894-6_13
  24. 24.
    Kondratenko, Y.P., Klymenko, L.P., Al Zu’bi, E.Y.M.: Structural optimization of fuzzy systems’ rules base and aggregation models. Kybernetes 42(5), 831–843 (2013)Google Scholar
  25. 25.
    Drozd, J., Drozd, A., Antoshchuk, S., Kushnerov, A., Nikul, V.: Effectiveness of matrix and pipeline FPGA-based arithmetic components of safety-related systems. In: Proceedings of 8th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, Warsaw, Poland, pp. 785–789 (2015)Google Scholar
  26. 26.
    Palagin, A.V., Opanasenko, V.N.: Design and application of the PLD-based reconfigurable devices. In: Design of Digital Systems and Devices, vol. 79, pp. 59–91. Springer, Berlin (2011)Google Scholar
  27. 27.
    Maevsky, D.A., Maevskaya, E.J., Stetsuyk, E.D.: Evaluating the RAM energy consumption at the stage of software development. In: Kharchenko, V., Kondratenko, Y., Kacprzyk, J. (eds.) Green IT Engineering: Concepts, Models, Complex Systems Architectures, Studies in Systems, Decision and Control, vol. 74, pp. 101–121. Springer International Publishing, Berlin (2017). doi: 10.1007/978-3-319-44162-7_6
  28. 28.
    Goldberg, D.: What every computer scientist should know about floating-point arithmetic. ACM Comput. Surv. 23(1), 5–18 (1991)MathSciNetCrossRefGoogle Scholar
  29. 29.
    IEEE Std 754™-2008 (Revision of IEEE Std 754-1985) IEEE Standard for Floating-Point Arithmetic. IEEE 3 Park Avenue New York, NY 10016–5997, USA (2008)Google Scholar
  30. 30.
    Benini, L., De Micheli, G., Macii, A., Macii, E., Poncino, M., Scarsi, R.: Glitch power minimization by selective gate freezing. IEEE Trans. Very Large Scale Integr (VLSI) Syst. 8(3) (2000)Google Scholar
  31. 31.
    Lim, Y.: Single-precision multiplier with reduced circuit complexity for signal processing applications. IEEE Trans. Comput. 41(10), 1333–1336 (1992)CrossRefGoogle Scholar
  32. 32.
    Park, H.: Truncated multiplications and divisions for the negative two’s complement number system, Ph.D. Dissertation. The University of Texas at Austin, Austin, USA (2007)Google Scholar
  33. 33.
    Garofalo, V.: Truncated binary multipliers with minimum mean square error: analytical characterization, circuit implementation and applications. Ph.D. Dissertation, University of Studies of Naples “Federico II”, Naples, Italy (2008)Google Scholar
  34. 34.
    Rabaev, J., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits, 2nd edn. Prentice Hall, USA (2003)Google Scholar
  35. 35.
    Kondratenko, Y.P., Korobko, O.V., Kozlov, O.V.: PLC-based systems for data acquisition and supervisory control of environment-friendly energy-saving technologies. In: Kharchenko, V., Kondratenko, Y., Kacprzyk, J. (eds.) Green IT Engineering: Concepts, Models, Complex Systems Architectures, Studies in Systems, Decision and Control, vol. 74, pp. 247–267. Springer International Publishing, Berlin (2017). doi: 10.1007/978-3-319-44162-7_13
  36. 36.
    Cyclone II Architecture. Cyclone II Device Handbook Version 3.1.—Altera Corporation (2007). http://www.altera.com/literature/hb/cyc2/cyc2_cii51002.pdf
  37. 37.
    Drozd, A., Kharchenko, V. (eds.): Green hardware and programmable systems. Practicum, 117 pp. National Aerospace University named after N.E. Zhukovsky “KhAI”, Ukraine (2015) (in Russian)Google Scholar
  38. 38.
    Melnik, A.O.: Architecture of Computer: Volinska oblasna drukarnja, Lutsk, Ukraine (2008) (Ukrainian)Google Scholar
  39. 39.
    Drozd, A.V., Kharchenko, V.S., Antoshchuk, S.G., Drozd, M.A., Sulima, J.Y.: Assessment of a checkability of digital components in embedded safety-related systems. Radioelectron. Comput. Syst. 6(58), 184–190 (2012) (in Russian)Google Scholar
  40. 40.
    The Quartus II TimeQuest Timing Analyzer [Electronic resource]//Quartus II Handbook Version 13.1.0.—Altera Corporation (2013). http://www.altera.com/literature/hb/qts /qts_qii53018.pdf

Copyright information

© Springer International Publishing AG 2017

Authors and Affiliations

  • Alex Drozd
    • 1
  • Julia Drozd
    • 1
  • Svetlana Antoshchuk
    • 1
  • Viktor Antonyuk
    • 1
  • Konstantin Zashcholkin
    • 1
  • Miroslav Drozd
    • 1
  • Oleh Titomir
    • 1
  1. 1.Odessa National Polytechnic UniversityOdessaUkraine

Personalised recommendations