Skip to main content

QuaSim Cloud Service for Quantum Circuit Simulation

  • Chapter
  • First Online:
  • 928 Accesses

Abstract

A cloud service, QuaSim, designed for fault-free simulation and verification of a system on a chip (SoC), based on interactions between the addressable memory primitives representing any functionality, is proposed. An innovative idea for synthesis and analysis of digital systems, leveraging the qubit vector form of logical and sequential structures implemented in the memory elements, is described. It is substantially different from the discrete device design theory based on truth tables of the circuit components. Quantum or qubit data structures are used for implementation of computational processes in order to improve the performance of digital systems analysis and reduce memory volume through unary state coding of circuit signals (input, internal, and output), and also insertion of qubit vectors in PLD memory components, which realize logical and sequential elements. Leveraging qubit memory-driven models for digital component description of computer system design directly affects the increase in yield. It allows improvements in the dependability, reliability, and quality of computing, reducing the time to market, reducing design and manufacturing expenses, and providing online human-free remote repair.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   79.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   99.00
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Metodi, T., & Chong, F. (2006). Quantum computing for computer architects. Morgan & Claypool: Synthesis lectures on computer architecture. University of Wisconsin: Madison.

    Google Scholar 

  2. Stig S., & Suominen K.-A. (2005). Quantum approach to informatics. John Wiley & Sons, Inc., Hoboken, New Jersey.

    Google Scholar 

  3. Hahanov, V. I., Gharibi, W., Litvinova, E. I., & Shkil, A. S. (2015). Qubit data structure of computing devices. Electronic Modeling Journal, 1, 76–99.

    Google Scholar 

  4. Hahanov, V., Bani Amer, T., Hahanov, I. (2015). MQT-model for virtual computer design. In: Proc. of Microtechnology and Thermal Problems in Electronics (Microtherm), 2015.

    Google Scholar 

  5. Hahanov, V.I., Litvinova, E.I., Chumachenko, S.V., et al. (2012). Qubit model for solving the coverage problem. In: Proc. of IEEE East–West Design and Test Symposium, 2012.

    Google Scholar 

  6. Zorian, Y., & Shoukourian, S. (2013). Test solutions for nanoscale systems-on-chip: Algorithms, methods and test infrastructure. In: Computer Science and Information Technologies (CSIT), 2013.

    Google Scholar 

  7. Zorian, Y., & Shoukourian, S. (2003). Embedded-memory test and repair: Infrastructure IP for SoC yield. IEEE Design & Test of Computers Journal, 20(3), 58–66.

    Article  Google Scholar 

  8. Dugganapally, I.P., Watkins, S.E., Cooper, B. (2014). Multi-level, memory-based logic using CMOS technology. In: 2014 I.E. Computer Society Annual Symposium on VLSI (ISVLSI), 2014.

    Google Scholar 

  9. Yueh, W., Chatterjee, S., Zia, M., Bhunia, S., & Mukhopadhyay, S. (2015). A memory-based logic block with optimized-for-read SRAM for energy-efficient reconfigurable computing fabric. IEEE Transactions on Circuits and Systems II: Express Briefs Journal, 62(6), 593–597.

    Article  Google Scholar 

  10. Matsunaga, S., Hayakawa, J., Ikeda, S., Miura, K., Endoh, T., Ohno, H., Hanyu, T. (2009). MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues. In: Design, Automation & Test in Europe Conference & Exhibition, 2009.

    Google Scholar 

  11. Harada, S., Bai, X., Kameyama, M., Fujioka, Y. (2014). Design of a logic-in-memory multiple-valued reconfigurable VLSI based on a bit-serial packet data transfer scheme. In: IEEE 44th International Symposium on Multiple-Valued Logic (ISMVL), 2014.

    Google Scholar 

  12. Hahanov, V. I., Amer, T. B., Chumachenko, S. V., & Litvinova, E. I. (2015). Qubit technology analysis and diagnosis of digital devices. Electronic Modeling Journal, 37(3), 17–40.

    Google Scholar 

  13. Melikyan, V. S. (2009). A method of eliminating false paths during statistical static analysis of timing delays of digital circuits. Elektronica i svyaz Journal, 2–3(1), 93–96.

    Google Scholar 

  14. Melikyan, V. S., & Vatyan, A. O. (1997). Interconnections model delays for the logic analysis of ECL circuits. SUAB, Computer Engineering, Moscow Journal, 2, 187–194.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ivan Hahanov .

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Hahanov, I., Amer, T.B., Iemelianov, I., Liubarskyi, M., Hahanov, V. (2018). QuaSim Cloud Service for Quantum Circuit Simulation. In: Cyber Physical Computing for IoT-driven Services . Springer, Cham. https://doi.org/10.1007/978-3-319-54825-8_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-54825-8_6

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-54824-1

  • Online ISBN: 978-3-319-54825-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics