Abstract
The methods and hardware/software implementations of quantum parallel synthesis of tests based on Boolean derivatives for black box logic defined by qubit coverage are represented. A theoretical background of methods application and assessment of their effectiveness for a wide class of digital circuits implemented in programmable logic devices are given. Innovative methods for taking Boolean derivatives and deductive fault simulation for functional elements described by qubit coverage are proposed. The structure of the processor for fault and fault-free simulation to address problems of test synthesis and fault diagnosis, which can be implemented in a system-on-a-chip (SoC) I-IP infrastructure or cloud service, is shown. Numerous examples show easy implementation of methods for the development of built-in self-test (BIST) infrastructure and cloud service components for SoC design and verification.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Ryabtsev, V. G., & Muamar, D. N. (2010). Method and algorithm visualization tools of memory device diagnosis tests. Electronic Modeling Journal, 32(3), 43–52.
Zorian, Y., & Shoukourian, S. (2013). Test solutions for nanoscale systems-on-chip: Algorithms, methods and test infrastructure. In: Ninth International Conference on Computer Science and Information Technologies Revised Selected Papers, Yerevan, 2013.
Tshagharyan, G., Harutyunyan, G., Shoukourian, S., Zorian, Y. (2015). Overview study on fault modeling and test methodology development for FinFET-based memories. In: 2015 I.E. East-West Design & Test Symposium (EWDTS), Batumi, 2015.
Hahanov, V. I., Hahanova, I. V., Litvinova, E. I., & Guz, О. А. (2010). Design and verification of digital system-on-chip. Novoye Slovo: Kharkov.
Abramovici, M., Breuer, M. A., & Friedman, A. D. (1998). Digital systems testing and testable design. Computer Science Press: New York.
Hahanov, V. I., Gharibi, W., Litvinova, E. I., & Shkil, A. S. (2015). Qubit data structures of digital devices. Electronic Modeling Journal, 37(1), 76–99.
Hahanov, V. I., Amer, T. B., Chumachenko, S. V., & Litvinova, E. I. (2015). Qubit technologies for analysis and diagnosis of digital devices. Electronic Modeling Journal, 37(3), 17–40.
Badulin, S. S., Barnaulov, Y. M., et al. (1981). Computer-aided design of digital devices. Moscow: Radio and Communications.
Nielsen, M. A., & Chuang, I. L. (2010). Quantum computation and quantum information. Cambridge University Press: Cambridge.
Nfrfhara, M. (2010). Quantum computing. An overview. Higashi-Osaka: Kinki University.
Kurosh, F. G. (1968). The course of higher algebra. Mosсow: Science.
Bondarenko, M. F., Hahanov, V. I., & Litvinova, E. I. (2012). The structure of the logical association multiprocessor. Automation and Remote Control Journal, 10, 71–92.
Molnar, L., & Gontean, A. (2016). Fault simulation methods. In: 2016 12th IEEE International Symposium on Electronics and Telecommunications (ISETC), Timisoara, Romania, 2016.
Hadjitheophanous, S., Neophytou, S.N., Michael, M.K. (2016). Scalable parallel fault simulation for shared-memory multiprocessor systems. In: 2016 I.E. 34th VLSI Test Symposium (VTS), Las Vegas, NV, 2016.
Pomeranz, I., & Reddy Sudhakar, M. (1995). Aliasing computation using fault simulation with fault dropping. IEEE Transactions on Computers Journal, 44(1), 139–144.
Ubar, R., Kõusaar, J., Gorev, M., Devadze, S. (2015). Combinational fault simulation in sequential circuits. In: 2015 I.E. International Symposium on Circuits and Systems (ISCAS), Lisbon, 2015.
Gorev, M., Ubar, R., Devadze, S. (2015). Fault simulation with parallel exact critical path tracing in multiple core environment. In: 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, 2015.
Pomeranz, I. (2014). Fault simulation with test switching for static test compaction. In: 2014 I.E. 32nd VLSI Test Symposium (VTS), Napa, CA, 2014.
Mirkhani, S., Abraham, J.A. (2014). EAGLE: A regression model for fault coverage estimation using a simulation based metric. In: 2014 International Test Conference, Seattle, WA, 2014.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG
About this chapter
Cite this chapter
Hahanov, V., Amer, T.B., Iemelianov, I., Liubarskyi, M. (2018). Quantum Computing for Test Synthesis. In: Cyber Physical Computing for IoT-driven Services . Springer, Cham. https://doi.org/10.1007/978-3-319-54825-8_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-54825-8_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-54824-1
Online ISBN: 978-3-319-54825-8
eBook Packages: EngineeringEngineering (R0)