Advertisement

A Programmable Method for Low-Power Scan Shift in SoC Dies

  • Ran WangEmail author
  • Krishnendu Chakrabarty
Chapter
  • 328 Downloads

Abstract

The increase in die size and the number of scan flip-flops has resulted in an overwhelming increase in the number of test patterns as well as the number of shift cycles per pattern for the dies in 2.5D ICs. This has in turn led to significantly increased switching activity. One potential solution is to apply a single input clock to the SoC and derive multiple test clocks inside each block [1].

References

  1. 1.
    G. Tosik, F. Gaffiot, Z. Lisik, I. O’Connor, F. Tissafi-Drissi, Power dissipation in optical and metallic clock distribution networks in new VLSI technologies. IEEE Electron. Lett. 40(3), 1 (2004)CrossRefGoogle Scholar
  2. 2.
    P. Hell, J. Nešetřil, On the complexity of H-coloring. J. Comb. Theory 48(1), 92–110 (1990)CrossRefzbMATHMathSciNetGoogle Scholar
  3. 3.
    D. Zhao, S. Upadhyaya, Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing. IEEE Trans. Comput. Aided Des. Int. Circuits Syst. 24(6), 956–965 (2005)CrossRefGoogle Scholar
  4. 4.
    J. Rearick, Testing the AMD FIJI GPU in the 3rd Dimension, in Keynote Speech, ITC 3D Test Workshop (2015)Google Scholar
  5. 5.
    K. Kumagai, Y. Yoneda, H. Izumino, H. Shimojo, M. Sunohara, T. Kurihara, M. Higashi, Y. Mabuchi, A silicon interposer BGA package with Cu-filled TSV and multi-layer Cu-plating interconnect, in IEEE Electronic Components and Technology Conference, 2008, pp. 571–576Google Scholar
  6. 6.
    R. Wang, G. Li, R. Li, J. Qian, K. Chakrabarty, ExTest scheduling for 2.5D system-on-chip integrated circuits, in IEEE VLSI Test Symposium (2015)Google Scholar
  7. 7.
    D. Czysz, J. Rajski, J. Tyszer, Low power test application with selective compaction in VLSI designs, in IEEE International Test Conference (2012)Google Scholar
  8. 8.
    S. Wu, L.-T. Wang, L. Yu, H. Furukawa, X. Wen, W.-B. Jone, N.A. Touba, F. Zhao, J. Liu, H.-J. Chao, F. Li, Z. Jiang, Logic BIST architecture using staggered launch-on-shift for testing designs containing asynchronous clock domains, in IEEE International Symposium Defect and Fault Tolerance in VLSI System (2010)Google Scholar
  9. 9.
    Y.-T. Lin, J.-L. Huang, X. Wen, A transition isolation scan cell design for low shift and capture power, in IEEE Asian Test Symposium (2012)Google Scholar
  10. 10.
    S. Seo, Y. Lee, J. Lee, S. Kang, A scan shifting method based on clock gating of multiple groups for low power scan testing, in International Symposium on Quality Electronic Design (ISQED) (2015)Google Scholar
  11. 11.
    M.-F. Wu, K.-S. Hu, J.-L. Huang, An efficient peak power reduction technique for scan testing, in IEEE Asian Test Symposium (2007)Google Scholar
  12. 12.
    Y. Yamato, T. Yoneda, K. Hatayama, M. Inoue, A fast and accurate per-cell dynamic IR-drop estimation method for at-speed scan test pattern validation, in IEEE International Test Conference (ITC) (2012)Google Scholar
  13. 13.
    S.K. Rao, R. Robucci, C. Patel, Scalable dynamic technique for accurately predicting power-supply noise and path delay, in Proceedings of VTS (2013)Google Scholar
  14. 14.
    IEEE Std 1149.1TM-2001, IEEE standard test access port and boundary-scan architecture, in IEEE Computer Society, IEEE, New York, NY, USA, June 2001Google Scholar
  15. 15.
  16. 16.
    M. Bohr, The new era of scaling in an SoC world, in IEEE ISSCC (2009)Google Scholar

Copyright information

© Springer International Publishing AG 2017

Authors and Affiliations

  1. 1.Nvidia (United States)SunnyvaleUSA
  2. 2.Department of ECEDuke UniversityDurhamUSA

Personalised recommendations