Post-bond Scan-Based Testing of Interposer Interconnects

  • Ran WangEmail author
  • Krishnendu Chakrabarty


Interposer testing must be done at the pre-bond stage and at the post-bond stage. While pre-bond testing is obviously important and is receiving attention [1], including in Chap.  2 of this book, the focus of this chapter is on post-bond testing, which allows us to target defects in the interposer interconnects and the micro-bumps in an integrated manner. Post-bond testing allows us to detect defects in the interposer (e.g., shorts and opens), as well as faults due to missing or deformed micro-bumps faults that cause misalignment between dies, micro-bumps, and the interposer. However, post-bond testing is difficult due to limited access to the TSVs and the RDL inside the interposer.


  1. 1.
    S.K. Goel, S. Adham, M.J. Wang, J.J. Chen, T.C. Huang, A. Mehta, F. Lee, V. Chickermane, B. Keller, T. Valind, S. Mukherjee, N. Sood, J. Cho, H. Lee, J. Choi, S. Kim, in Test and debug strategy for TSMC CoWoSTM stacking process based heterogeneous 3D IC: a silicon case study, in IEEE International Test Conference, 2013Google Scholar
  2. 2.
    IEEE Std 1149.1TM-2001, IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE Computer Society, IEEE, New York, 2001)Google Scholar
  3. 3.
    B. Banijamali, S. Ramalingam, K. Nagarajan, R. Chaware Advanced reliability study of TSV interposers and interconnects for the 28 nm technology FPGA, in IEEE Electronic Components and Technology Conference, pp. 285–290, 2011Google Scholar
  4. 4.
    M.J. Wang, C.Y. Hung, C.L. Kao, P.N. Lee, C.H. Chen, C.P. Hung, H.M. Tong, SV technology for 2.5D IC solution, in IEEE Electronic Components and Technology Conference, pp. 284–288, 2012Google Scholar
  5. 5.
    P.T. Wagner, Interconnect testing with boundary scan, in IEEE International Test Conference, pp. 52–57, 1987Google Scholar
  6. 6.
    I. Park, E. McCluskey, Launch-on-shift-capture transition tests, IEEE International Test Conference, pp. 1–9, 2008Google Scholar
  7. 7.
    A. Buscarino, L. Fortuna, M. Frasca, G. Sciuto, Design of time-delay chaotic electronic circuits. IEEE Trans. Circ. Syst. 58(8), 1888–1896 (2011)CrossRefMathSciNetGoogle Scholar
  8. 8.
    R. Wang, K. Chakrabarty, S. Bhawmik, At-Speed interconnect testing and test-path optimization for 2.5D ICs, in IEEE VLSI Test Symposium (VTS), pp. 1–6, 2014Google Scholar
  9. 9.
    K. Kumagai, Y. Yoneda, H. Izumino, H. Shimojo, M. Sunohara, T. Kurihara, M. Higashi, Y. Mabuchi, A silicon interposer BGA package with Cu-filled TSV and multi-layer Cu-plating interconnect, in IEEE Electronic Components and Technology Conference, pp. 571–576, 2008Google Scholar
  10. 10.
    J. Kim, J.S. Pak, J. Cho, E. Song, J. Cho, H. Kim, T. Song, J. Lee, H. Lee, K. Park, S. Yang, M.-S. Suh, K.-Y. Byun, J. Kim, High-frequency scalable electrical model and analysis of a through silicon via (TSV). IEEE Trans. Compon. Packag. Manuf. Technol. 1, 181–195 (2011)CrossRefGoogle Scholar
  11. 11.
    D. A. Hodges, H. G. Jackson, R. A. Saleh, Analysis and Design of Digital Integrated Circuits In Deep Submicron Technology (McGraw-Hill Higher Education, Boston, 2004)Google Scholar
  12. 12.
    45nm PTM LP Model,, January 2011
  13. 13.
    ITRS 2011 Edition, Interconnect,, 2011
  14. 14.
    S.Y. Huang L.R. Huang, Delay Testing and Characterization of Post-Bond Interposer Wires in 2.5-D ICs, IEEE International Test Conference, 2013Google Scholar
  15. 15.
    M. Yilmaz, K. Chakrabarty, M. Tehranipoor, Test-Pattern Selection for Screening Small-Delay Defects in Very-Deep Submicrometer Integrated Circuits, IEEE Trans. CAD, 760–773 (2010)Google Scholar
  16. 16.

Copyright information

© Springer International Publishing AG 2017

Authors and Affiliations

  1. 1.Nvidia (United States)SunnyvaleUSA
  2. 2.Department of ECEDuke UniversityDurhamUSA

Personalised recommendations