Advertisement

Introduction

  • Ran WangEmail author
  • Krishnendu Chakrabarty
Chapter
  • 332 Downloads

Abstract

The semiconductor industry continues to be faced with market demand for integrated circuits (ICs) with increasing functionality and high performance.

References

  1. 1.
    K.L. Tai, System-in-package (SIP): challenges and opportunities, in Proceedings of the ASPDAC, 2000, pp. 191–196Google Scholar
  2. 2.
    R.H. Bruce, W.P. Meuli, J. Ho, Multi Chip Modules, in Proceedings of the DAC, 1989, pp. 389–393Google Scholar
  3. 3.
    K.C. Saraswat, F. Mohammadi, Effect of interconnection scaling on time delay of VLSI circuits. IEEE Trans. Electron Devices ED-29, 645–650 (1982)Google Scholar
  4. 4.
    M.T. Bohr, Interconnect scaling-The real limiter to high performance ULSI, in IEEE IEDM Technical Digest, pp. 241–244, 1995Google Scholar
  5. 5.
    K. Banerjee, S.J. Souri, P. Kapur, K.C. Saraswat, 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89(5), 602–633 (2001)CrossRefGoogle Scholar
  6. 6.
    E. Marinissen, Challenges and emerging solutions in testing TSV-based 2.5D- and 3D-Stacked ICs, in Proceedings of the Design, Automation Test in Europe Conference, pp. 1277–1282, 2012Google Scholar
  7. 7.
    M. Jackson, A silicon interposer-based 2.5D-IC design flow, going 3D by evolution rather than by revolution, in 3D Architecture for Semiconductor Integration and Packaging Conference, 2011Google Scholar
  8. 8.
    M. Sunohara, T. Tokunaga, T. Kurihara, M. Higashi, Silicon Interposer with TSVs (Through Silicon Vias) and fine multilayer wiring, in IEEE Electronic Components and Technology Conference, pp. 847–852, 2008Google Scholar
  9. 9.
    K. Kumagai, Y. Yoneda, H. Izumino, H. Shimojo, M. Sunohara, T. Kurihara, M. Higashi, Y. Mabuchi, A Silicon Interposer BGA Package with Cu-filled TSV and Multi-layer Cu-plating Interconnect, in IEEE Electronic Components and Technology Conference, pp. 571–576, 2008Google Scholar
  10. 10.
    J.-M. Yannou, Xilinx’s 3D (or 2.5D) packaging enables the worlds highest capacity FPGA device, and one of the most powerful processors on the market. 3D Packaging, 2011Google Scholar
  11. 11.
    M.-J. Wang, C.-Y. Hung, C.-L. Kao, P.-N. Lee, C.-H. Chen, C.-P. Hung, H.-M. Tong, TSV technology for 2.5D IC solution, in IEEE Electronic Components and Technology Conference, pp. 284–288, 2012Google Scholar
  12. 12.
    S.K. Goel, S. Adham, M.-J. Wang, J.-J. Chen, T.-C. Huang, A. Mehta, F. Lee, V. Chickermane, B. Keller, T. Valind, S. Mukherjee, N. Sood, J. Cho, H. Lee, J. Choi, S. Kim, Test and debug strategy for TSMC CoWoS\(^{\rm TM\rm }\) stacking process based heterogeneous 3D IC: a silicon case study, in IEEE International Test Conference, 2013Google Scholar
  13. 13.
    IEEE Std 1149.1TM-2001, IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE Computer Society, IEEE, New York, NY, USA, June 2001)Google Scholar
  14. 14.
    K.E. Posse, A design-for-testability architecture for multichip modules, in IEEE International Test Conference, 1991, p. 113Google Scholar
  15. 15.
    N. Jarwala, Designing dual personality IEEE 1149.1 compliant multi-chip modules. J. Electron. Test. 10(1–2), 77–86 (1997)Google Scholar
  16. 16.
    P. Dorsey, Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency, in Xilinx White Paper: Virtex-7 FPGAs, 2010, pp. 1–10Google Scholar
  17. 17.
    W. Wolf, A.A. Jerraya, G. Martin, Multiprocessor System-on-Chip (MPSoC) technology. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 27(10), 1701–1713 (2008)CrossRefGoogle Scholar
  18. 18.
    M. Bohr, The new era of scaling in an SoC World, in IEEE ISSCC, 2009Google Scholar
  19. 19.
    G. Tosik, F. Gaffiot, Z. Lisik, I. O’Connor, F. Tissafi-Drissi, Power dissipation in optical and metallic clock distribution networks in new VLSI technologies. IEEE Electron. Lett. 40(3), 1 (2004)CrossRefGoogle Scholar
  20. 20.
    C.-C. Chi, E.J. Marinissen, S.K. Goel, C.-W. Wu, Post-bond Testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base, in IEEE International Test Conference, 2011Google Scholar
  21. 21.
    C.-C. Chi, E.J. Marinissen, S.K. Goel, C.-W. Wu, Multi-Visit TAMs to reduce the post-bond test length of 2.5D-SICs with a passive silicon interposer base, in IEEE Asian Test Symposium, 2011, pp. 451–456Google Scholar
  22. 22.
    B. Nadeau-Dostie, J.-F. Cote, H. Hulvershorn, S. Pateras, An embedded technique for at-speed interconnect testing, in IEEE International Test Conference, 1999, pp. 431–438Google Scholar
  23. 23.
    R. Pendurkar, A. Chatterjee, Y. Zorian, Switching activity generation with automated BIST synthesis for performance testing of interconnects. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 1143–1158 (2001)Google Scholar
  24. 24.
    C.-C. Chi, C.-W. Wu, M.-J. Wang, H.-C. Lin, 3D-IC Interconnect Test, Diagnosis, and Repair, in VLSI Test Symposium, 2013, pp. 118–123Google Scholar
  25. 25.
    C.-C. Chi, B.-Y. Lin, C.-W. Wu, M.-J. Wang, H.-C. Lin, C.-N. Peng, On improving interconnect defect diagnosis resolution and yield for interposer-based 3-D ICs. IEEE Des. Test 31(4), 16–26 (2014)CrossRefGoogle Scholar
  26. 26.
    S.-Y. Huang, L.-R. Huang, Delay testing and characterization of post-bond interposer wires in 2.5-D ICs, in IEEE International Test Confernce, 2013Google Scholar
  27. 27.
    S.-Y. Huang, Y.-H. Lin, K.-H. H. Tsai, W.-T. Cheng, S. Sunter, Y.-F. Chou, D.-M. Kwai, Small delay testing for TSVs in 3D ICs, in IEEE Design Automation Conference, pp. 1031–1036, 2012Google Scholar
  28. 28.
    S.-Y. Huang, J.-Y. Lee, K.-H. Tsai, W.-T. Cheng, At-Speed BIST for interposer wires supporting on-the-spot diagnosis, in International On-Line Test Symposium, 2013Google Scholar
  29. 29.
    M.A. Christo, J.A. Maldonado, R.D. Weekly, T. Zhou, Silicon interposer testing for three dimensional chip stack. US Patent 7863106, 2011Google Scholar
  30. 30.
    K.S.-M. Li, C.-Y. Ho, R.-T. Gu, S.-J. Wang, Y. Ho, J.-J. Huang, B.-C. Cheng, A.-T. Liu, A layout-aware test methodology for silicon interposer in system-in-a-package, in IEEE Asian Test Symposium, 2013, pp. 159–164Google Scholar
  31. 31.
    K.S.-M. Li, S.-J. Wang, J.-L. Wu, C.-Y. Ho, Y. Ho, R.-T. Gu, B.-C. Cheng, Optimized pre-bond test methodology for silicon interposer testing, in IEEE Asian Test Symposium (ATS), 2014, pp. 13–18Google Scholar
  32. 32.
    J.-H. Chien, R.-S. Hsu, H.-J. Lin, K.-Y. Yeh, S.-C. Chang, Contactless stacked-die testing for pre-bond interposers, in IEEE Design Automation Conference (DAC), 2014Google Scholar
  33. 33.
    R. Wang, K. Chakrabarty, B. Eklow, Post-bond testing of the silicon interposer and micro-bumps in 2.5D ICs, in IEEE Asian Test Symposium (ATS), 2013, pp. 147–152Google Scholar
  34. 34.
    R. Wang, K. Chakrabarty, B. Eklow, Scan-based testing of post-bond silicon interposer interconnects in 2.5-D ICs. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 33(9), 1410–1423 (2014)CrossRefGoogle Scholar
  35. 35.
    R. Wang, K. Chakrabarty, S. Bhawmik, At-speed interconnect testing and test-path optimization for 2.5D ICs, in IEEE VLSI Test Symposium (VTS), 2014, pp. 1–6Google Scholar
  36. 36.
    R. Wang, K. Chakrabarty, S. Bhawmik, Interconnect testing and test-path scheduling for interposer-based 2.5 D ICs. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 34, 122–135 (2015)CrossRefGoogle Scholar
  37. 37.
    R. Wang, K. Chakrabarty, S. Bhawmik, Built-in self-test for interposer-based 2.5D ICs, in IEEE International Conference on Computer Design (ICCD), 2014, pp. 181–188Google Scholar
  38. 38.
    R. Wang, K. Chakrabarty, S. Bhawmik, Built-in self-test and test scheduling for interposer-based 2.5 D ICs. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 20(4), 58 (2015)Google Scholar
  39. 39.
    R. Wang, G. Li, R. Li, J. Qian, K. Chakrabarty, ExTest scheduling for 2.5D system-on-chip integrated circuits, in IEEE VLSI Test Symposium, 2015Google Scholar
  40. 40.
    R. Wang, B. Bhaskaran, K. Natarajan, A. Abdollahian, K. Narayanun, K. Chakrabarty, A. Sanghani, A programmable method for low-power scan shift in SoC integrated circuits, in IEEE VLSI Test Symposium (VTS), 2016Google Scholar
  41. 41.
    R. Wang, Z. Li, S. Kannan, K. Chakrabarty, Pre-Bond Testing of the Silicon Interposer in 2.5D ICs (IEEE/ACM Design, Automation and Test in Europe (DATE), 2016)Google Scholar
  42. 42.
    K. Chakrabarty, M. Agrawal, S. Deutsch, B. Noia, R. Wang, F. Ye, Test and design-for-testability solutions for 3D integrated circuits. J. Inf. Process. (Inf. Process. Soc. Jpn) 9(4), 386–403 (2014)Google Scholar

Copyright information

© Springer International Publishing AG 2017

Authors and Affiliations

  1. 1.Nvidia (United States)SunnyvaleUSA
  2. 2.Department of ECEDuke UniversityDurhamUSA

Personalised recommendations