Skip to main content

Networks on Chips

  • Chapter
  • First Online:
Introduction to Computer Networking
  • 2535 Accesses

Abstract

Networks implemented on single integrated circuit chips are important to present and future electronic technology. Different interconnection networks suitable for networks on chips are covered including stars, buses, meshes, torii, fat trees, butterfly fat trees, and octagon topologies. The architecture of nodes and switching alternatives are discussed. Characteristics of common interconnection networks are presented.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 139.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 139.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. S.-J. Chen, Y.-C. Lan, Reconfigurable Networks-on-Chip (Springer, New York, NY, 2012)

    Book  Google Scholar 

  2. A. Hunger, Advanced computer architecture exercise: interconnection networks. presentation (2008)

    Google Scholar 

  3. C.E. Leiseron, Fat-tress: universal networks for hardware-efficient supercomputing. IEEE Trans. Comput. C-34 (10), 892–901 (1985)

    Article  Google Scholar 

  4. H.J. Mahanta, A. Biswas, M.A. Hussain, Networks on chips: the new trend of on chip interconnection, in 2014 Fourth International Conference on Communication Systems and Network Technologies (IEEE, New York, 2014)

    Google Scholar 

  5. U.Y. Ogras, R. Marculescu, Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures (Springer, Dordrecht, 2013)

    Book  Google Scholar 

  6. M. Palesi, M. Daneshtalab (eds.), Routing Algorithms in Networks-on-Chip (Springer, New York, NY, 2014)

    Google Scholar 

  7. R.K. Saini, M. Ahmed, 2D hexagonal mesh vs 3D mesh network on chip: a performance evaluation. Int. J. Comput. Digit. Syst. 4 (1), 33–41 (2015)

    Article  Google Scholar 

  8. K. Tatas, K. Siozios et al., Designing 2D and 3D Network-on-Chip Architectures (Springer, New York, NY, 2014)

    Book  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing AG

About this chapter

Cite this chapter

Robertazzi, T.G. (2017). Networks on Chips. In: Introduction to Computer Networking. Springer, Cham. https://doi.org/10.1007/978-3-319-53103-8_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-53103-8_8

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-53102-1

  • Online ISBN: 978-3-319-53103-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics