Abstract
The dynamic energy consumption of the multi-core on-chip data bus is more and more large in the whole system energy consumption. With the reduction of the technology size the bus dynamic energy consumption, which is brought by the coupling switching activity (SA) is increasing, and the effect of one single bus encoding on the bus energy saving is not significant. To settle the problems, we propose a new method for energy saving of on-chip data bus, which is based on bit SA perception, and four bus encoding schemes are introduced. By means of hardware structures and algorithms, the number of bit SA in each encoding scheme is perceived, and the encoding scheme with the minimum SA number is automatically selected to encode the value to be transferred. The simulation results show that the method can effectively optimize dynamic energy saving of on-chip data bus.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Jafarzadeh, N., Palesi, M., Khademzadeh, A., Afzali-Kusha, A.: Data encoding techniques for reducing energy consumption in network-on-chip. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(3), 675–685 (2014)
Wang, S.N., Luo, B., Shi, W.S., Tiwari, D.: Application configuration selection for energy-efficient execution on multicore systems. J. Parallel Distrib. Comput. 87(1), 43–54 (2016)
Tang, J., Thanarungroj, P., Liu, C., et al.: Pinned OS/services: a case study of XML parsing on intel SCC. J. Comput. Sci. Technol. 28(1), 3–13 (2013)
Niu, L.W.: Energy efficient scheduling for real-time embedded systems with QoS guarantee. Real-Time Syst. 47(2), 75–108 (2011)
Chang, K.C.: Reliable network-on-chip design for multi-core system-on-chip. J. Supercomputing 55(1), 86–102 (2011)
Sankaran, H., Katkoori, S.: Simultaneous scheduling, allocation, binding, re-ordering, and encoding for crosstalk pattern minimization during high-level synthesis. IEEE Trans. Very Large Scale Integr. Syst. 19(2), 217–226 (2011)
Kaushik, B.K., Agarwal, D., Babu, N.G.: Bus encoder design for reduced crosstalk, power and area in coupled VLSI interconnects. Microelectron. J. 44(9), 827–833 (2013)
Verma, S.K., Kaushik, B.K.: Novel bus encoding scheme for RC coupled VLSI interconnects. In: Wyld, D.C., Wozniak, M., Chaki, N., Meghanathan, N., Nagamalai, D. (eds.) NeCoM/WeST/WiMoN -2011. CCIS, vol. 197, pp. 435–444. Springer, Heidelberg (2011). doi:10.1007/978-3-642-22543-7_44
Stan, M.R., Burleson, W.P.: Bus-invert coding for low-power I/O. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 3(1), 49–58 (1995)
Fang, C.-H., Fan, C.-P.: Novel low-power bus invert coding methods with crosstalk detector. J. Chin. Inst. Eng. 34(1), 123–139 (2011)
Yoon, M.: Achieving maximum performance for bus-invert coding with time-splitting transmitter circuit. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E95A(12), 2357–2363 (2012)
Chiu, C.-T., Huang, W.-C., Lin, C.-H., et al.: Embedded transition inversion coding with low switching activity for serial links. IEEE Trans. Very Large Scale Integr. (VlSI) Syst. 21(10), 1797–1810 (2013)
International Technology Roadmap for Semiconductors. http://www.itrs.net
Wong, S.-K., Tsui, C.-Y.: Dynamic reconfigurable bus encoding scheme for reducing the energy consumption of deep sub-micron instruction bus. In: 2004 IEEE International Symposium on Circuits and Systems - Proceedings, pp. II321–II324. Institute of Electrical and Electronics Engineers Inc. (2004)
Rogers, A., Carlisle, M.C., Reppy, J.H., Hendren, L.J.: Supporting dynamic data-structures on distributed-memory machines. ACM Trans. Program. Lang. Syst. 17(2), 233–263 (1995)
Henning, J.L.: SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News 34(4), 1–17 (2006)
Acknowledgements
We thank the anonymous reviewers for their valuable feedback. This work has been supported by the National Science Foundation of China (No. 61370062).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this paper
Cite this paper
Zhang, M., Gan, Z., Gu, Z., Zhang, J. (2017). Energy Saving Method for On-Chip Data Bus Based on Bit Switching Activity Perception with Multi-encoding. In: Qiu, M. (eds) Smart Computing and Communication. SmartCom 2016. Lecture Notes in Computer Science(), vol 10135. Springer, Cham. https://doi.org/10.1007/978-3-319-52015-5_6
Download citation
DOI: https://doi.org/10.1007/978-3-319-52015-5_6
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-52014-8
Online ISBN: 978-3-319-52015-5
eBook Packages: Computer ScienceComputer Science (R0)