Abstract
Resistive RAM (RRAM) technology gathered a significant interest in the last decade for system-on-chip applications in silicon-based CMOS technologies like microcontrollers for wireless sensor nodes in the Internet of Things environment, and automotive electronics. Enterprise storage platforms like high performance Solid State Drives (SSD) are considering to adopt this technology as a possible storage medium due to its forecasted high reliability, fast access time, and a number of benefits like the native multi-level capability and bit-alterability. In this chapter, we address the basic principles of the RRAM technology starting from the typical cell structure and the physical mechanisms involved in the storage of the information. Thorough analyses of the operations, as well as of the yield and reliability are presented. Then, a review of the most common integration concepts from the 1T-1R to the forecasted 3D cross-point arrays are presented. A brief investigation of the RRAM architectures will help the reader in understanding the density limitations of this technology compared to decananometer scale multi-bit per cell planar and 3D NAND Flash architectures.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
J. Suhonen et al., “Low-Power Wireless Sensor Networks: Protocols, Services and Applications,” Springer, 2012.
B. de Salvo, “Silicon Non-Volatile Memories: Paths of Innovation,” Hoboken, Wiley-ISTE, 2009.
Y. Zhang, “Future Wireless Networks and Information Systems,” Springer, 2012.
L. O. Chua, “Resistance switching memories are memristors,” Applied Physics A, vol. 102, no. 4, pp. 765–783, 2011.
R. Waser and M. Aono, “Nanoionics-based resistive switching memories,” Nature Mater., vol. 6, pp. 833–840, 2007.
J. Lee et al., “Effect of ZrO\(_{\text{x}}\)/HfO\(_{\text{ x }}\) bilayer structure on switching uniformity and reliability in nonvolatile memory applications,” Appl. Phys. Lett., vol. 97, no. 17, p. 172–105, Oct. 2010.
Ch. Walczyk et al., “Impact of Temperature on the Resistive Switching Behavior of Embedded HfO\(_{2}\)-Based RRAM Devices,” IEEE Trans. Electron Devices, vol. 58, no. 9, pp. 3124–3131, 2011.
D. Walczyk et al., “Resistive switching behavior in TiN/HfO2/Ti/TiN devices,” International semiconductor conference dresden-grenoble (ISCDG), 2012, pp. 143–146.
P. Lorenzi et al., “Forming kinetics in HfO2-based RRAM cells,” IEEE Trans. Electron. Devices, vol. 60, no. 1, pp. 438–443, 2013.
N. Raghavan et al., “Statistical insight into controlled forming and forming free stacks for HfOx RRAM”, Microelectron. Eng., vol. 109, pp. 177–181, 2013.
D. Wouters, “Resistive switching materials and devices for future memory applications,” Tutorial IEEE-SISC, Dec. 2012.
T. Ninomiya et al., “Conductive filament scaling of TaOx bipolar ReRAM for improving data retention under low operation current,” IEEE Trans. Electron Devices, vol. 60, no. 4, pp. 1384–1389, 2013.
H-T. Liu et al., “Effect of pulse and dc formation on the performance of one-transistor and one-resistor resistance random access memory devices,” Chin. Phys. Lett., vol. 32, no. 2, pp. 1–3, 2015.
C. Zambelli et al., “Statistical analysis of resistive switching characteristics in ReRAM test arrays,” IEEE International Conference on Microelectronics Test Structures (ICMTS), pp. 27–31, 2014.
A. Grossi et al., “Electrical characterization and modeling of pulse-based forming techniques in RRAM arrays,” Solid-State Electronics, vol. 115, Part A, pp. 17–25, 2016.
B. Govoreanu et al., “10\(\times \)10nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation,” IEEE International Electron Devices Meeting (IEDM), 2011, pp. 31.6.1–31.6.4.
A. Grossi et al., “Performance and reliability comparison of 1T-1R RRAM arrays with amorphous and polycrystalline HfO2,” Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), 2016, pp. 80–83.
E.A. Miranda et al., “Model for the Resistive Switching Effect in HfO2 MIM Structures Based on the Transmission Properties of Narrow Constrictions,” IEEE Electron Device Letters, vol. 31, no. 6, pp. 609–611, 2010.
S. Ambrogio et al., “Statistical Fluctuations in HfOx Resistive-Switching Memory: Part I - Set/Reset Variability,” IEEE Trans. on Electron Devices, vol. 61, no. 8, pp. 2912–2919, 2014.
C. Zambelli et al., “Electrical characterization of read window in reram arrays under different SET/RESET cycling conditions,” IEEE International Memory Workshop (IMW), 2014, pp. 1–4.
G. Wang et al., “Impact of stress time of program operation on the endurance performance,” IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2014, pp. 1–3.
Y.Y. Chen et al., “Balancing SET/RESET Pulse for \(10^{10}\) Endurance in HfO\(_{2}\)/Hf 1T1R Bipolar RRAM,” in IEEE Trans. on Electron Devices, vol. 59, no. 12, pp. 3243–3249, 2012.
S.-S. Sheu et al., “A 4Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability,” Proc. ISSCC, 2011, pp. 200–202.
Y.S. Chen et al., “Highly Scalable Hafnium Oxide Memory with Improvements of Resistive Distribution and Read Disturb Immunity,” IEEE International Electron Devices Meeting (IEDM), 2009, pp. 105–108.
T.-Y. Liu et al., “A 130.7 mm2 2-Layer 32 Gb ReRAM Memory Device in 24 nm Technology,” Proc. ISSCC, 2013, pp. 210–212.
A. Grossi et al., “Impact of Intercell and Intracell Variability on Forming and Switching Parameters in RRAM Arrays,” in IEEE Trans. on Electron Devices, vol. 62, no. 8, pp. 2502–2509, 2015.
A. Fantini et al., “Intrinsic switching variability in HfO2 RRAM,” IEEE International Memory Workshop (IMW), 2013, pp. 30–33.
D. Ielmini and R. Waser, “Resistive Switching: From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications”, Wiley, 2016.
B. Jiao et al., “Resistive switching variability study on 1T1R AlOx/WOx-based RRAM array,” IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), 2013, pp. 1–2.
A. Chen and M. Lin, “Variability of resistive switching memories and its impact on crossbar array performance,” in IEEE International Reliability Physics Symposium (IRPS), 2011, pp. MY.7.1–MY.7.4.
G. Piccolboni et al., “Investigation of HfO2/Ti based vertical RRAM - Performances and variability,” Non-Volatile Memory Technology Symposium (NVMTS), 2014, pp. 1–5.
Y.Y. Chen et al., “Understanding of the Endurance Failure in Scaled HfO2-based 1T1R RRAM through Vacancy Mobility Degradation”, IEDM Tech. Dig., 2012, pp.482–485.
B. Chen et al., “Physical Mechanisms of Endurance Degradation in TMO-RRAM”, IEDM Tech. Dig., 2011, pp.283–286.
P. Huang et al., “Analytic model of endurance degradation and its practical applications for operation scheme optimization in metal oxide based RRAM,” IEEE International Electron Devices Meeting (IEDM), 2013, pp. 22.5.1–22.5.4.
K. Higuchi et al., “Investigation of Verify-Programming Methods to Achieve 10 Million Cycles for 50nm HfO2 ReRAM,” IEEE International Memory Workshop (IMW), 2012, pp. 1–4.
H. Yamazawa et al., “50 nm AlxOy ReRAM array retention characteristics before and after endurance,” Silicon Nanoelectronics Workshop (SNW), 2014, pp. 1–2.
Y.Y. Chen et al., “Improvement of data retention in HfO2/Hf 1T1R RRAM cell under low operating current,” IEEE International Electron Devices Meeting (IEDM), 2013, pp. 10.1.1–10.1.4.
S. Yu et al., “A Monte Carlo study of the low resistance state retention of HfOx based resistive switching memory,” Applied Physics Letters, vol. 100, 043507, 2012.
D. Ielmini et al., “Size-Dependent Retention Time in NiO-Based Resistive-Switching Memories,” in IEEE Electron Device Letters, vol. 31, no. 4, pp. 353–355, 2010.
F.M. Puglisi et al., “Instability of HfO2 RRAM devices: Comparing RTN and cycling variability,” IEEE International Reliability Physics Symposium (IRPS), 2014, pp. MY.5.1–MY.5.5.
A. Grossi et al., “Relationship among Current Fluctuations during Forming, Cell-To-Cell Variability and Reliability in RRAM Arrays,” IEEE International Memory Workshop (IMW), 2015, pp. 1–4.
R. Degraeve et al., “Quantitative model for post-program instabilities in filamentary RRAM,” presented at IEEE International Reliability Physics Symposium (IRPS), 2016.
J. Liang and H.S.P. Wong, “Cross-Point Memory Array Without Cell Selectors—Device Characteristics and Data Storage Pattern Dependencies,” in IEEE Trans. on Electron Devices, vol. 57, no. 10, pp. 2531–2538, 2010.
A. Sawa, “Resistive switching in transition metal oxides,” in Materials Today, vol. 11, no. 6, pp. 28–36, 2008.
X. Xue et al., “A 0.13 \(\upmu \)m 8 Mb Logic-Based Cu\(_{\text{ x }}\)Si\(_{\text{ y }}\)O ReRAM With Self-Adaptive Operation for Yield Enhancement and Power Reduction,” in IEEE Journal of Solid-State Circuits, vol. 48, no. 5, pp. 1315–1322, 2013.
C. Zambelli et al., “RRAM Reliability/Performance Characterization through Array Architectures Investigations,” IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2015, pp. 327–332.
R. Fackenthal et al., “A 16Gb ReRAM with 200MB/s write and 1GB/s read in 27nm technology,” IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014, pp. 338–339.
H. Nazarian, “Breakthrough 3D RRAM Technology for super-dense, low latency, low power data storage system”, Flash Memory Summit, 2014.
S.H. Jo, “Recent Progress in RRAM Materials and Devices”, SEMICON Korea, 2015.
H.H.-Y. Chen et al., “3D Vertical RRAM,” Flash Memory Summit, 2013.
W.-C. Luo et al., “Rapid Prediction of RRAM RESET-State Disturb by Ramped Voltage Stress”, in IEEE Electron Device Letters, vol. 33, no. 4, 2012.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this chapter
Cite this chapter
Zambelli, C., Olivo, P. (2017). Resistive RAM Technology for SSDs. In: Micheloni, R. (eds) Solid-State-Drives (SSDs) Modeling. Springer Series in Advanced Microelectronics, vol 58. Springer, Cham. https://doi.org/10.1007/978-3-319-51735-3_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-51735-3_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-51734-6
Online ISBN: 978-3-319-51735-3
eBook Packages: EngineeringEngineering (R0)