Abstract
Modular multiplier is the most critical component in many data security protocols based on public key cryptography (PKC). To provide data security in many real time applications, a high performance modular multiplier is of utmost importance. Two techniques mostly used for high speed modular multiplication are Montgomery Modular Multiplication (MMM) and Interleaved Modular Multiplication (IMM). This paper presents radix-2 hardware implementation of the MMM and IMM methods with detailed performance analysis. The designs are implemented in Verilog HDL and synthesized targeting Xilinx Virtex-6 FPGA platform. Synthesized results indicate that the radix-2 MMM design is better in terms of computation time, FPGA slice area and throughput as compared to the radix-2 IMM design.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
IEEE standard specifications for Public-Key cryptography - amendment 1: Additional techniques. IEEE Std 1363a–2004 (Amendment to IEEE Std 1363–2000), pp. 1–167, September 2004
AbdelFattah, A.M., El-Din, A.M.B., Fahmy, H.M.: An efficient architecture for interleaved modular multiplication
Blakely, G.: A computer algorithm for calculating the product AB modulo M. IEEE Trans. Comput. C–32(5), 497–500 (1983)
Bunimov, V., Schimmler, M., Tolg, B.: A complexity-effective version of Montgomery’s algorithm. In: Workshop on Complexity Effective Designs, ISCA 2002, May 2002
Ghosh, S., Mukhopadhyay, D., Chowdhury, D.: High speed Fp multipliers and adders on FPGA platform. In: 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp. 21–26, October 2010
Hankerson, D., Vanstone, S., Menezes, A.J.: Guide to Elliptic Curve Cryptography. Springer, Berlin (2004)
Javeed, K., Wang, X.: Efficient Montgomery multiplier for pairing and elliptic curve based cryptography. In: 2014 9th International Symposium on Communication Systems, Networks Digital Signal Processing (CSNDSP), pp. 255–260, July 2014
Javeed, K., Wang, X.: Radix-4 and radix-8 Booth encoded interleaved modular multipliers over general Fp. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), pp. 1–6, September 2014
Javeed, K., Wang, X., Scott, M.: Serial and parallel interleaved modular multipliers on FPGA platform. In: 2015 25th International Conference on Field Programmable Logic and Applications (FPL), pp. 1–4, September 2015
Kelley, K., Harris, D.: Very high radix scalable Montgomery multipliers. In: 2005 Proceedings of the Fifth International Workshop on System-on-Chip for Real-Time Applications, pp. 400–404, July 2005
Koç, C., Acar, T., Kaliski Jr., B.S.: Analyzing and comparing Montgomery multiplication algorithms. IEEE Micro 16(3), 26–33 (1996)
Koblitz, N.: Elliptic curve cryptosystems. Math. Comput. 48(177), 203–209 (1987)
Miller, V.S.: Use of elliptic curves in cryptography. In: Williams, H.C. (ed.) CRYPTO 1985. LNCS, vol. 218, pp. 417–426. Springer, Heidelberg (1986)
Montgomery, P.L.: Modular multiplication without trial division. Math. Comput. 44(170), 519–521 (1985)
Narh Amanor, D., Paar, C., Pelzl, J., Bunimov, V., Schimmler, M.: Efficient hardware architectures for modular multiplication on FPGAs. In: 2005 International Conference on Field Programmable Logic and Applications, pp. 539–542, August 2005
Rivest, R., Shamir, A., Adleman, L.: A method for obtaining digital signatures and public-key cryptosystems. Commun. ACM 21, 120–126 (1978)
Shigemoto, K., Kawakami, K., Nakano, K.: Accelerating Montgomery modulo multiplication for redundant radix-64k number system on the FPGA using dual-port block rams. In: 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, EUC 2008, vol. 1, pp. 44–51. IEEE (2008)
Sloan Jr., K.R.: Comments on a computer algorithm for calculating the product AB modulo M. IEEE Trans. Comput. 34(3), 290–292 (1985)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing AG
About this paper
Cite this paper
Javeed, K., Irwin, D., Wang, X. (2016). Design and Performance Comparison of Modular Multipliers Implemented on FPGA Platform. In: Sun, X., Liu, A., Chao, HC., Bertino, E. (eds) Cloud Computing and Security. ICCCS 2016. Lecture Notes in Computer Science(), vol 10039. Springer, Cham. https://doi.org/10.1007/978-3-319-48671-0_23
Download citation
DOI: https://doi.org/10.1007/978-3-319-48671-0_23
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-48670-3
Online ISBN: 978-3-319-48671-0
eBook Packages: Computer ScienceComputer Science (R0)