Advertisement

Analysis of Memory Performance: Mixed Rank Performance Across Microarchitectures

  • Mourad BouacheEmail author
  • John L. GloverIII
  • Jalil Boukhobza
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 9945)

Abstract

The two primary measurements for performance in storage and memory systems are latency and throughput. It is interesting to see how the memory DIMMs are populated on the server board impact performance. The system bus speed is important when communicating over the Quick Path Interconnect (QPI) to the other CPU local memory resources. This is a crucial part of the performance of systems with a Non-Uniform Memory Access (NUMA). This paper investigates the best practice approaches to optimize performance which have applied to the last few CPU and chipset generations.

References

  1. 1.
    Ziakas, D., Dimitrios, Z., Allen, B., Maddox, R.A., Safranek, R.J.: Intel® quickpath interconnect architectural features supporting scalable system architectures. In: 2010 18th IEEE Symposium on High Performance Interconnects (2010)Google Scholar
  2. 2.
    Yang, R., Antony, J., Rendell, A.P.: A simple performance model for multithreaded applications executing on non-uniform memory access computers. In: 2009 11th IEEE International Conference on High Performance Computing and Communications (2009)Google Scholar
  3. 3.
    Bigelow, S.J.: Bigelow’s Drive and Memory Troubleshooting Pocket Reference. McGraw-Hill, New York City (2000). ComputingGoogle Scholar
  4. 4.
    Cuppu, V., Jacob, B., Davis, B., Mudge, T.: High-performance DRAMs in workstation environments. IEEE Trans. Comput. 50(11), 1133–1153 (2001)CrossRefGoogle Scholar
  5. 5.
    Chen, L., Licheng, C., Yongbing, H., Yungang, B., Guangming, T., Zehan, C., Mingyu, C.: A study of leveraging memory level parallelism for DRAM system on multi-core/many-core architecture. In: 2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications (2013)Google Scholar
  6. 6.
    Gulur, N., Nagendra, G., Mahesh, M., Raman, M., Ramaswamy, G.: ANATOMY. In: The 2014 ACM International Conference on Measurement and Modeling of Computer Systems - SIGMETRICS 2014 (2014)Google Scholar
  7. 7.
    Gulur, N., Nagendra, G., Mahesh, M., Raman, M., Ramaswamy, G.: ANATOMY. ACM SIGMETRICS Perform. Eval. Rev. 42(1), 505–517 (2014)CrossRefGoogle Scholar
  8. 8.
    Kaviani, K., Bucher, M., Su, B., Daly, B., Stonecypher, B., Dettloff, W., Stone, T., Prabhu, K., Venkatesan, P.K., Heaton, F., Kollipara, R., Yi, L., Madden, C.J., Eble, J., Lei, L., Nhat, N.: A 6.4 Gb/s near-ground single-ended transceiver for dual-rank DIMM memory interface systems. In: 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (2013)Google Scholar
  9. 9.
    S. Prayaga and S. California State University: Design of DDR3 SDRAM Test Module (2007)Google Scholar
  10. 10.
    Joodaki, M., Mojtaba, J., Amir, A.: A radiated EMI measurement setup for un-buffered DRAM PCBs. In: 2014 International Symposium on Electromagnetic Compatibility (2014)Google Scholar
  11. 11.
    Berger, A.S.: The Intel x86 Architecture. In: Hardware and Computer Organization, pp. 265–294 (2005)Google Scholar
  12. 12.
    Jacob, B., Ng, S., Wang, D.: Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, Burlington (2010)Google Scholar
  13. 13.
    Li, H.F.: Bandwidth of fast memory in multiprocessing. Proc. IEEE 68(5), 630–632 (1980)CrossRefGoogle Scholar
  14. 14.
    DRAM. In: Low-Power CMOS Design (2009)Google Scholar
  15. 15.
    Jun, B., Byunghei, J., Dongkun, S.: Workload-aware budget compensation scheduling for NVMe solid state drives. In: 2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA) (2015)Google Scholar
  16. 16.
    Xu, Q., Qiumin, X., Huzefa, S., Mrinmoy, G., Manu, A., Tameesh, S., Zvika, G., Anahita, S., Vijay, B.: Performance characterization of hyperscale applicationson on NVMe SSDs. In: Proceedings of the 2015 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems - SIGMETRICS 2015 (2015)Google Scholar
  17. 17.
    Dreslinski, R.G., Thomas, M., Korey, S., Reetuparna, D., Nathaniel, P., Sudhir, S., David, B., Dennis, S., Trevor, M.: XPoint cache. In: Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques - PACT 2012 (2012)Google Scholar

Copyright information

© Springer International Publishing AG 2016

Authors and Affiliations

  • Mourad Bouache
    • 1
    Email author
  • John L. GloverIII
    • 1
  • Jalil Boukhobza
    • 2
  1. 1.Yahoo! Performance Engineering GroupSunnyvaleUSA
  2. 2.Univ. Bretagne Occ. UMR 6285, Lab-STICCBrestFrance

Personalised recommendations