Abstract
In this chapter, we look at modeling sequential logic using the more sophisticated behavioral modeling techniques presented in Chap. 8. We begin by looking at modeling sequential storage devices. Next, we look at the behavioral modeling of finite-state machines. Finally, we look at register transfer level, or RTL modeling. The goal of this chapter is to provide an understanding of how hardware description languages can be used to create behavioral models of synchronous digital systems
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing Switzerland
About this chapter
Cite this chapter
LaMeres, B.J. (2017). Behavioral Modeling of Sequential Logic. In: Introduction to Logic Circuits & Logic Design with VHDL . Springer, Cham. https://doi.org/10.1007/978-3-319-34195-8_9
Download citation
DOI: https://doi.org/10.1007/978-3-319-34195-8_9
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-34194-1
Online ISBN: 978-3-319-34195-8
eBook Packages: EngineeringEngineering (R0)