Skip to main content

Template-Based Placer

  • Chapter
  • First Online:
Analog Integrated Circuit Design Automation

Abstract

This chapter covers the template-based placement approach proposed in the tool AIDA-L. In short, this Placer first extracts the topological relations described in a XML template file to a non-slicing B*-tree layout representation (Chang et al., Proceedings of the 37th ACM/IEEE Design Automation Conference (DAC), 2000, pp. 458–463). Then, the B*-tree is packed using the modules, which are instantiated from the AIDA’s analog module generator (AIDA-AMG) (Canelas et al., Performance Optimization Techniques in Analog, Mixed-Signal, and Radio-Frequency Circuit Design, IGI Global, Hershey, PA, 2014), to generate the floorplan that respects the high level floorplan guidelines provided by the designer. The first section of this chapter covers the overall architecture of the template-based Placer, followed, by the description of the high level floorplan guidelines contained in the template file in section “XML Description for Template-based Placement”. The B*-tree layout representation and extraction procedure are properly detailed in sections “B*-Tree Extraction” and “Instantiation: AIDA’s Analog Module Generator”, and also, a brief overview of the instantiation of the modules and the characteristics of the parametric module generator are provided. In section “B*-Tree Packing”, the floorplan packing from the B*-tree layout representation is overviewed, followed, by a simple illustrative case study.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Y.-C. Chang, Y.-W. Chang, G.-M. Wu, S.-W. Wu, B*-trees: A new representation for nonslicing floorplans, in Proceedings of the 37th ACM/IEEE Design Automation Conference (DAC), 2000, pp. 458–463

    Google Scholar 

  2. A. Canelas, R. Martins, R. Póvoa, N. Lourenço, J. Guilherme, N. Horta, Enhancing an automatic analog IC design flow by using a technology-independent module generator, in Performance Optimization Techniques in Analog, Mixed-Signal, and Radio-Frequency Circuit Design, ed. by M. Fakhfakh, E. Tlelo-Cuautle, M.H. Fino (IGI Global, Hershey, PA, 2014)

    Google Scholar 

  3. F. Balasa, S.C. Maruvada, K. Krishnamoorthy, Using red-black interval trees in device-level analog placement with symmetry constraints, in Proceedings of the Asian and South Pacific—Design Automation Conference (ASP-DAC), Jan 2003, pp. 777–782

    Google Scholar 

  4. T. Carusone, D. Johns, K. Martin, Analog Integrated Circuit Design, 2nd edn. (Wiley, New York, 2011)

    Google Scholar 

  5. Y. Yilmaz, G. Dundar, Analog layout generator for CMOS circuits. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 28(1), 32–45 (2009)

    Article  Google Scholar 

  6. M. Fakhfakh, E. Tlelo-Cuautle, M. Fino (eds.), Performance Optimization Techniques in Analog, Mixed-Signal, and Radio-Frequency Circuit Design (IGI Global, Hershey, PA, 2014)

    Google Scholar 

  7. F. Maloberti, Analog Design for CMOS VLSI Systems (Kluwer, Boston, MA, 2001)

    Google Scholar 

  8. H.E. Graeb (ed.), Analog Layout Synthesis: A Survey of Topological Approaches (Springer, Berlin, 2010)

    MATH  Google Scholar 

  9. R. Martins, N. Lourenço, N. Horta, LAYGEN II—automatic layout generation of analog integrated circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(11), 1641–1654 (2013). doi:10.1109/TCAD.2013.2269050

    Article  Google Scholar 

  10. N. Lourenço, A. Canelas, R. Póvoa, R. Martins, N. Horta, Floorplan-aware analog IC sizing and optimization based on topological constraints. Integr. VLSI J. 48, 183–197 (2015). Reprinted from Integration, the VLSI Journal. With permission from Elsevier

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Martins, R., Lourenço, N., Horta, N. (2017). Template-Based Placer. In: Analog Integrated Circuit Design Automation. Springer, Cham. https://doi.org/10.1007/978-3-319-34060-9_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-34060-9_4

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-34059-3

  • Online ISBN: 978-3-319-34060-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics