Abstract
In the last years, the proliferation of consumer electronic devices triggered a huge increase in microelectronic activities, enabling the growth of integrated circuits (ICs) market from $10 billion in 1980 to over than $340 billion in 2015, with the analog market growing 10.6% in 2014, 0.7 points over the overall market growth, and expected to follow in 2015 (“World Semiconductor Trade Statistics,” https://www.wsts.org/). Due to the developments made in the last decades in very large scale integration technologies, designers have the means to build extremely complex multimillion transistor ICs that implement complete systems in a single chip, i.e., analog or mixed-signal components, digital processors and memory blocks. The need of new functionalities, smaller devices, more power efficiency, less production and integration costs, and less design cost makes the design of electronic systems a truly challenging task, which must be completed within strict time-to-market constraints. The accomplishment of this complex task is only possible since designers are assisted by computer-aided design tools that support the whole design process. To introduce the mixed-signal design paradigm, this Chapter starts with a brief introduction to the area of analog IC design, with special emphasis to layout generation. First, a well-accepted design flow for analog ICs is presented, and then, the features and advances to the state-of-the-art of the proposed automatic layout generation tool are outlined.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
World Semiconductor Trade Statistics (WSTS), https://www.wsts.org/
B. McClean, IC market to top $300 billion for first time in 2013, http://www.icinsights.com
G. Moore, Cramming more components onto integrated circuits. Proc. IEEE 86(1), 82–85 (1998)
G. Gielen, CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip. IEEE Proc. Comput. Digit. Tech. 152(3), 317–332 (2005)
International Technology Roadmap for Semiconductors (ITRS) 2012 edition, http://public.itrs.net/
G.E. Gielen, R.A. Rutenbar, Computer-aided design of analog and mixed-signal integrated circuits. Proc. IEEE 88(12), 1825–1852 (2000)
Mentor Graphics, http://www.mentor.com/
Synopsis, http://www.synopsys.com
Cadence Design Systems Inc, http://www.cadence.com
gEDA project, http://www.gpleda.org
Dolphin Integration, http://www.dolphin.fr
Solido Design Automation, http://www.solidodesign.com/
MunEda, http://www.muneda.com/
IC Insights, Inc. Analog unit shipments outpacing growth of all IC product segments (2014), http://www.icinsights.com/data/articles/documents/705.pdf
M. Casale-Rossi, Panel: The world is going … analog & mixed-signal! What about EDA? in Proceedings on Design, Automation & Test in Europe (DATE), Mar 2014, pp. 1–5
R.A. Rutenbar, Analog layout synthesis: What’s missing? in Proc. ACM/SIGDA International Symposium on Physical Design (ISPD), Jan 2010, p. 43
G. Gielen, E. Maricau, P. Wit, Design automation towards reliable analog integrated circuits, in IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2010, pp. 248–251
H.E. Graeb (ed.), Analog layout synthesis: A survey of topological approaches (Springer, New York, 2010)
S. Carlson, The five key challenges of sub-28 nm custom and analog design (2013), http://www.techdesignforums.com/practice/technique/five-key-challenges-20nm-custom-design/
H.E. Graeb, ITRS 2011 analog EDA challenges and approaches, in Proceedings on Design, Automation & Test in Europe (DATE), Mar 2012, pp. 1150–1155.
P.H. Wu, M.P.H. Lin, T.C. Chen, C.F. Yeh, X. Li, T.Y. Ho, A novel analog physical synthesis methodology integrating existent design expertise. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 34(2), 199–212 (2015)
X. Dong, L. Zhang, Lithography-aware analog layout retargeting. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 35(2), 232–245 (2016)
R. Castro-Lopez, O. Guerra, E. Roca, F. Fernandez, An integrated layout-synthesis approach for analog ICs. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 27(7), 1179–1189 (2008)
N. Lourenço, R. Martins, N. Horta, Layout-aware synthesis of analog ICs using flooplan & routing estimates for parasitic extraction, in Design, Automation & Test in Europe Conference (DATE), Mar 2015, pp. 1156–1161
R. Martins, N. Lourenço, A. Canelas, R. Póvoa, N. Horta, AIDA: Robust layout-aware synthesis of analog ICs including sizing and layout, in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Sept 2015, pp. 1–4
M.P.-H. Lin, Y.-W. Chang and C.-M. Hung, Recent research development and new challenges in analog layout synthesis, in 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 617–622, January 2016
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Martins, R., Lourenço, N., Horta, N. (2017). Introduction. In: Analog Integrated Circuit Design Automation. Springer, Cham. https://doi.org/10.1007/978-3-319-34060-9_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-34060-9_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-34059-3
Online ISBN: 978-3-319-34060-9
eBook Packages: EngineeringEngineering (R0)