Abstract
Deflection routing is a promising approach for energy and hardware efficient Network-on-Chips (NoCs). As packet switching can not be deployed for deflection routing based NoCs, the appropriate link width for such NoCs is crucial. Further, the most appropriate link width can be considerably larger, compared to packet switched NoCs. In this paper, we present a new alternating transmission scheme for deflection routing which allows smaller link widths. Simulations and theoretical comparisons with existing basic transmission methods show that our approach outperforms the existing approaches for high injection rates and uniform packet sizes.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
If a flit is transmitted to a productive port, the flit gets one hop closer to its destination.
References
Chen, C., Lu, Y., Cotofana, S.D.: A novel flit serialization strategy to utilize partially faulty links in networks-on-chip. In: 2012 Sixth IEEE/ACM International Symposium on Networks on Chip (NoCS), pp. 124–131. IEEE (2012)
Dally, W.J., Towles, B.P.: Principles and practices of interconnection networks. Access Online via Elsevier (2004)
Fallin, C., Craik, C., Mutlu, O.: Chipper: a low-complexity bufferless deflection router. Technical report, 2010-001, Carnegie Mellon University, December 2010
Ghidini, Y., Moreira, M., Brahm, L., Webber, T., Calazans, N., Marcon, C.: Lasio 3D NoC vertical links serialization: evaluation of latency and buffer occupancy. In: 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1–6. IEEE (2013)
Kahng, A., Lin, B., Nath, S.: Explicit modeling of control and data for improved NoC router estimation. In: Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE, pp. 392–397, June 2012
Lee, J., Lee, D., Kim, S., Choi, K.: Deflection routing in 3D network-on-chip with TSV serialization. In: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC) (2013)
Lee, J., Nicopoulos, C., Park, S.J., Swaminathan, M., Kim, J.: Do we need wide flits in networks-on-chip?. In: 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 2–7. IEEE (2013)
Moscibroda, T., Mutlu, O.: A case for bufferless routing in on-chip networks. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009, pp. 196–207. ACM (2009)
Ogras, U.Y., Hu, J., Marculescu, R.: Key research problems in noc design: a holistic perspective. In: Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pp. 69–74. ACM (2005)
Runge, A.: Fault-tolerant network-on-chip based on fault-aware flits and deflection routing. In: Proceedings of the 9th International Symposium on Networks-on-Chip, p. 9. ACM (2015)
Runge, A., Kolla, R.: Consideration of the flit size for deflection routing based network-on-chips. In: 1st International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems (AISTECS) (2016)
Xilinx: Ise webpack design software (2015). http://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.htm. Accessed 23 October 2015
Yang, Z.J., Kumar, A., Ha, Y.: An area-efficient dynamically reconfigurable spatial division multiplexing network-on-chip with static throughput guarantee. In: 2010 International Conference on Field-Programmable Technology (FPT), pp. 389–392. IEEE (2010)
Ye, T.T., Benini, L., Micheli, G.D.: Packetized on-chip interconnect communication analysis for mpsoc. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 344–349. IEEE (2003)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Runge, A., Kolla, R. (2016). An Alternating Transmission Scheme for Deflection Routing Based Network-on-Chips. In: Hannig, F., Cardoso, J.M.P., Pionteck, T., Fey, D., Schröder-Preikschat, W., Teich, J. (eds) Architecture of Computing Systems – ARCS 2016. ARCS 2016. Lecture Notes in Computer Science(), vol 9637. Springer, Cham. https://doi.org/10.1007/978-3-319-30695-7_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-30695-7_4
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-30694-0
Online ISBN: 978-3-319-30695-7
eBook Packages: Computer ScienceComputer Science (R0)