Skip to main content

Functional Coverage

  • Chapter
  • First Online:
SystemVerilog Assertions and Functional Coverage
  • 4536 Accesses

Abstract

Ah, so you have done everything to check the design. But what have you done to check your testbench? How do you know that your testbench has indeed covered everything that needs to be covered? That’s where Functional Coverage comes into picture. But first let us make sure we understand difference between the good old Code Coverage and the new Functional Coverage methodology.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ashok B. Mehta .

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Mehta, A.B. (2016). Functional Coverage. In: SystemVerilog Assertions and Functional Coverage. Springer, Cham. https://doi.org/10.1007/978-3-319-30539-4_19

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-30539-4_19

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-30538-7

  • Online ISBN: 978-3-319-30539-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics