Skip to main content

Unstable PLL-Controller as FM Modulator and Detection of Modulating Self-Oscillations

  • Chapter
  • First Online:
Advances and Applications in Nonlinear Control Systems

Part of the book series: Studies in Computational Intelligence ((SCI,volume 635))

  • 2313 Accesses

Abstract

Phase locked loops are well known nonlinear feedback control circuits extensively used in different electronic systems, particularly in communication and control. Generally they are used in stable mode of operation where loop error magnitude is small and system nonlinearity can be replaced by linear approximation. However, PLL designers over the years observed that due to variation of signal and loop parameters, dynamics of a PLL enters in a region which is not stable in conventional sense, even though predictable and controllable through parameter tuning. Hence attention has been given to explore so called unstable mode of PLL dynamics. PLLs operating in such mode produce periodic or chaotic self-oscillatory signals. In this chapter we focus on generation of self-oscillations in PLLs operating in their unstable mode and examine the possibilities of using these PLLs as modulators of periodic as well as chaotic oscillations. We consider a third order PLL with resonant type loop filter since in continuous time domain third order system is susceptible to chaotic self oscillations and gain as well as phase shift of a resonant filter could be tuned through a single parameter. We estimate the influence of loop design parameters in determining stable operating zone and hence find conditions of self-oscillation of third order PLL. With the variation of a design parameter, PLL is found to undergo a sequence of period doubling oscillations and ultimately chaotic oscillation of control signal results. In this condition, PLL is treated as an FM modulator of self-generated chaotic signal. We also report the effectiveness of PLL-based demodulators in detecting chaotically modulated signals. We consider second order and third order PLLs as chaos detecting loops for this purpose and obtain their relative responses. Detection of chaotically self-modulated signal is found to be difficult compared to that with periodically self modulated signal. We describe a circuit modification algorithm to PLL in order to enhance its response as a demodulator. Modified loop is shown to have increased stable zone of operation and faster transient response which makes it a better FM demodulator. Besides analytical and numerical simulation results, we have reported hardware experimental results on this problem.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Abarbanel HDI, Rulkov NF, Sushchik MM (1996) Generalized synchronization of chaos: the auxiliary system approach. Phys Rev E 53(5):4528

    Article  Google Scholar 

  2. AI-Araji SR, Hussain ZM, AI-Qutairi MA (2006) Digital phase locked loops, architecture and applications. Springer, Berlin

    Book  Google Scholar 

  3. Banerjee T, Sarkar BC (2006) A new dynamic gain control technique for speed enhancement of digital phase locked loops. Signal Process 86(7):1426–1434

    Article  MATH  Google Scholar 

  4. Banerjee T, Sarkar BC (2008) Chaos and bifurcation in a third-order digital phase locked loop. AEU: Int J Electron Commun 62(6):459–463

    Google Scholar 

  5. Benjamin CK (1995) Automatic control systems. Prentice Hall, Englewood Cliffs

    Google Scholar 

  6. Bernstein GM, Liberman MA, Lichtenberg AJ (1989) Nonlinear dynamics of a digital phase locked loops. IEEE Trans Commun 37(3):1062

    Article  Google Scholar 

  7. Best RE (2003) Phase-locked loops: design, simulation and applications. McGraw-Hill, New York

    Google Scholar 

  8. Best RE, Kuznetsov NV, Leonov GA, Yuldashev MV, Yuldashev RV (2014) Nonlinear analysis of phase-locked loop-based circuits, discontinuity and complexity in nonlinear physical systems. Springer, Berlin

    MATH  Google Scholar 

  9. Biswas BN (1988) Phase lock theories and applications. Oxford and IBH Publishers, New Delhi

    Google Scholar 

  10. Bueno AM, Rigon AG, Ferreira AA, Piqueira JRC (2010) Design constraints for third-order PLL nodes in master-slave clock distribution networks. Commun Nonlinear Sci Numer Simul 15(9):2565–2574

    Article  MathSciNet  MATH  Google Scholar 

  11. Crawford JA (2008) Advanced phase-lock techniques. Artech House, Boston

    Google Scholar 

  12. Curran PF, Chuang B, Feely O (2013) Dynamics of charge-pump phase-locked loops. Int J Circuit Theory Appl 41(11):1109

    Article  Google Scholar 

  13. Dandapathak M, Sarkar S, Sarkar BC (2014) Nonlinear dynamics of an optical phase locked loop in presence of additional loop time delay. Int J Light Electron Opt Optik 125:7007–7012

    Article  Google Scholar 

  14. De B, Sarkar BC (2008) Nonlinear dynamics of nonlinear amplifier based delayed PLL incorporating additional phase modulator. Int J Electron 95(9):939–949

    Article  Google Scholar 

  15. Dmitriev AS, Kletsov AV, Kuzmin LV (2008) Generation of RF chaos with PLL circuit. Uspekhi Sovremennoy Radioelektroniki (in Russian) 46

    Google Scholar 

  16. Endo T (1994) A review of chaos and nonlinear dynamics in phase locked loops. J Frankl Inst 331(6):859–902

    Article  MATH  Google Scholar 

  17. Gardner FM (2005) Phase lock techniques. Wiley, Hoboken

    Book  Google Scholar 

  18. Harb BA (2014) Effect of time delay on the pull-in range of phase locked loops. J Vibroeng 16(1):369–377

    Google Scholar 

  19. Harb BA, Harb MA (2004) Chaos and bifurcation in third-order phase-locked loop. Chaos Solitons Fractals 19(3):463–698

    Article  MathSciNet  MATH  Google Scholar 

  20. Hati A, Sarkar BC (1999) Pump current modulated charge pump PLL. Electron Lett 35(18):1498–1499

    Article  Google Scholar 

  21. Kennedy MP, Rovatti R, Setti G (eds) (2000) Chaotic electronics in telecommunications. CRC Press, Boca Raton

    Google Scholar 

  22. Korsinova MV, Matrosov VV, Shalfeev VD (1999) Communications using cascade coupled phase-locked loop chaos. Int J Bifurc Chaos 9(5):963–973

    Article  Google Scholar 

  23. Kudrewicz J, Wasowicz S (2007) Equations of phase locked loops: dynamics on the circle, torus and cylinder. World Scientific, Singapore

    MATH  Google Scholar 

  24. Lee T (1998) The design of CMOS radio frequency integrated circuits. Cambridge University Press, Cambridge

    Google Scholar 

  25. Leonov GA, Kuznetsov NV, Seledzhi SM (2009) Nonlinear analysis and design of phase-locked loops. Automation control theory and practice. In-Tech

    Google Scholar 

  26. Leonov GA, Kuznetsov NV, Yuldashev MV, Yuldashev RV (2012) Analytical method for computation of phase-detector characteristic. IEEE Trans Circuits Syst Part II 10:633

    Article  MATH  Google Scholar 

  27. Lindsey WC (1972) Synchronization systems in communication and control. Prentice Hall, Englewood Cliffs

    Google Scholar 

  28. Lindsey WC, Chie CM (1981) A survey of digital phase lock loops. Proc IEEE 69(4):410–431

    Article  Google Scholar 

  29. Matrosov VV (2006) Nonlinear dynamics of phase-locked loop with the second-order filter. Radio phys Quantum Electron 49(4):322–332

    Article  Google Scholar 

  30. Ogata K (2002) Modern control engineering. Prentice Hall, Upper Saddle River

    MATH  Google Scholar 

  31. Piqueira JRC (2009) Using bifurcations in the determination of lock in ranges for third-order phase-locked loops. Commun Nonlinear Sci Numer Simul 14:2328

    Article  MathSciNet  Google Scholar 

  32. Qananwah QM, Malkawi SR, Harb A (2008) Chaos synchronization of the third-order phase-locked loop. Int J Electron 95:799–803

    Article  Google Scholar 

  33. Razavi B (1996) Monolithic phase locked loops and clock recovery circuits. IEEE Press, New York

    Book  Google Scholar 

  34. Razavi B (2005) Design of analog CMOS integrated circuits. Tsinghua University Press, Beijing

    Google Scholar 

  35. Rohde UL (1983) Digital PLL frequency synthesizers theory and design. Prentice Hall, Englewood Cliffs

    Google Scholar 

  36. Sarkar BC (1990) Phase error dynamics of a first order Phase Locked Loop in the presence of co-channel tone interference and additive noise. IEEE Trans Commun 38(7):962–965

    Article  Google Scholar 

  37. Sarkar BC, Banerjee T (2006) Speed enhancement of a class of digital phae locked loops by dynamic gain control technique. Int J Electron Commun (AEU) 60:539–544

    Article  Google Scholar 

  38. Sarkar BC, Chakraborty S (2014) Self-oscillations of a third order PLL in periodic and chaotic mode and its tracking in a response PLL. Commun Nonlinear Sci Numer Simul 19(3):738–749

    Article  Google Scholar 

  39. Sarkar BC, Chakraborty S (2015) Chaotic oscillations in a third order PLL in the face of two co-channel signals and its control. Spec Issue J Eng Sci Technol Rev (JESTR) 8(2):68–73

    Google Scholar 

  40. Sarkar BC, Chattopadhyay S (1988) Novel quick response digital phase locked loops. Electron Lett 24(20):1263–1264

    Article  Google Scholar 

  41. Sarkar BC, De B (1998) Effect of additional loop time delay on the performance of a nonlinear amplifier-based PLL with and without phase modulator. Int J Electron 84(4):321

    Article  Google Scholar 

  42. Sarkar BC, Hati R (1999) Chaos from a second order PLL in the presence of CW interference. Electron Lett 35(15):1217–1218

    Article  Google Scholar 

  43. Sarkar BC, Sarkar SSD, Banerjee T (2014) Nonlinear dynamics of a class of symmetric lock range DPLLs with an additional derivative control. Signal Process 94:631–641

    Article  Google Scholar 

  44. Schanz MI, Pelster AX (2005) Analytical and numerical investigation of the phaselocked loop with time delay. J Chaos Solitons Fractals 11

    Google Scholar 

  45. Stensby JL (1997) Phase-locked loops: theory and applications. CRC Press, USA

    Google Scholar 

  46. Stephens DR (1998) Phase locked loops for wireless communications. Kluwer Academic Publishers, Boston

    Book  Google Scholar 

  47. Wiegand C, Hedayat C, Hilleringmann U (2010) Non-linear behaviour of charge-pump phase-locked loops. Adv Radio Sci 8:161

    Article  Google Scholar 

  48. Wolf A, Swift JB, Swinney HL, Vastano JA (1985) Determining Lyapunov exponents from a time series. Physica D 16:285

    Article  MathSciNet  MATH  Google Scholar 

  49. Zoltowski M (2001) Some advances and refinements in digital phase locked loops. Signal Process 81:735–789

    Article  MATH  Google Scholar 

Download references

Acknowledgments

Authors thankfully acknowledge the infrastructural support provided by Physics department, Burdwan University to carry out this work. They also acknowledge the assistance of Mr. Debdeep Sarkar in different ph1ases of preparation of manuscript.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Bishnu Charan Sarkar .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Sarkar, B.C., Sarkar, S., Chakraborty, S. (2016). Unstable PLL-Controller as FM Modulator and Detection of Modulating Self-Oscillations. In: Vaidyanathan, S., Volos, C. (eds) Advances and Applications in Nonlinear Control Systems. Studies in Computational Intelligence, vol 635. Springer, Cham. https://doi.org/10.1007/978-3-319-30169-3_17

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-30169-3_17

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-30167-9

  • Online ISBN: 978-3-319-30169-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics