Abstract
Supplying power to high performance integrated circuits has become a challenging task. The system supplying power to an integrated circuit greatly affects the performance, size, and cost characteristics of the overall electronic system.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
The magnetic coupling of the power and ground conductors is omitted in the circuit diagrams of a power distribution system. The inductive elements shown in the diagrams therefore denote a net inductance, as described in Sect. 2.1.4
- 2.
The circuit impedance drastically increases near the resonant frequency in parallel (tank) resonant circuits. The parallel resonance is therefore often referred to as the antiresonance to distinguish this phenomenon from the series resonance, where the circuit impedance decreases. Correspondingly, peaks in the impedance are often referred to as antiresonant.
- 3.
Equation (7.40) neglects the internal inductance of the metal planes, i.e., the inductance associated with the magnetic flux within the planes. Omission of the internal inductance is a good approximation where the thickness of the planes is much smaller than the separation between the planes and at high signal frequencies, where current flow is restricted to the surface of the planes due to a pronounced skin (proximity) effect.
References
R.R. Tummala, E.J. Rymaszewski, A.G. Klopfenstein (eds.), Microelectronics Packaging Handbook (Chapman & Hall, New York, 1997)
R. Evans, M. Tsuk, Modeling and measurement of a high-performance computer power distribution system. IEEE Trans. Compon. Packag. Manuf. Technol. Pt. B: Adv. Packag. 17(4), 467–471 (1994)
D.J. Herrell, B. Beker, Modeling of power distribution systems for high-performance processors. IEEE Trans. Adv. Packag. 22(3), 240–248 (1999)
T. Rahal-Arabi, G. Taylor, M. Ma, J. Jones, C. Webb, Design and validation of the core and IOs decoupling of the Pentium III and Pentium 4 processors, in IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 249–252, Oct 2002
L.D. Smith, R.E. Anderson, D.W. Forehand, T.J. Pelc, T. Roy, Power distribution system design methodology and capacitor selection for modern CMOS technology. IEEE Trans. Adv. Packag. 22(3), 284–291 (1999)
A. Waizman, C.-Y. Chung, Resonant free power network design using extended adaptive voltage positioning (EAVP) methodology. IEEE Trans. Adv. Packag. 24(3), 236–244, (2001)
I.Novak, L.M. Noujeim, V. St Cyr, N. Biunno, A. Patel, G. Korony, A. Ritter, Distributed matched bypassing for board-level power distribution networks. IEEE Trans. Adv. Packag. 25(2), 230–242 (2002)
G.F. Taylor, C. Deutschle, T. Arabi, B. Owens, An approach to measuring power supply impedance of microprocessors, in IEEE Topical Meeting on Electrical Performance of Electronic Packaging, pp. 211–214, Oct 2001
R. Panda, D. Blaauw, R. Chaudhry, V. Zolotov, B. Young, R. Ramaraju, Model and analysis for combined package and on-chip power grid simulation, in Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 179–184, Aug 2000
A. Hasan, A. Sarangi, A. Sathe, G. Ji, High performance mobile Pentium III package development and design, in Proceedings of the IEEE International Electronic Components and Technology Conference, pp. 378–385, June 2002
I. Novak, Lossy power distribution networks with thin dielectric layers and/or thin conductive layers. IEEE Trans. Adv. Packag. 23(3), 353–360 (2000)
H. Braunisch, S.N. Towle, R.D. Emery, C. Hu, G.J. Vandentop, Electrical performance of bumpless build-up layer packaging, in Proceedings of the IEEE International Electronic Components and Technology Conference, pp. 353–358, June 2002
B.W. Amick, C.R. Gauthier, D. Liu, Macro-modeling concepts for the chip electrical interface, in Proceedings of the IEEE/ACM Design Automation Conference, pp. 391–394, June 2002
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
P.-Vaisband, I., Jakushokas, R., Popovich, M., Mezhiba, A.V., Köse, S., Friedman, E.G. (2016). Hierarchical Power Distribution Networks. In: On-Chip Power Delivery and Management. Springer, Cham. https://doi.org/10.1007/978-3-319-29395-0_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-29395-0_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-29393-6
Online ISBN: 978-3-319-29395-0
eBook Packages: EngineeringEngineering (R0)