Abstract
The high frequency response of a power distribution system is the focus of this chapter. The impedance of the power distribution system at high frequencies is determined by the characteristics of the on-chip power distribution network. The impedance of a power system at a specific on-chip location is determined by the local resistive, inductive, and capacitive characteristics of the on-chip network. In this chapter, the impedance characteristics of both the on-chip power interconnect and the decoupling capacitors are combined to evaluate the noise characteristics of a power network. The inductance of an on-chip power distribution network is shown under specific conditions to be a significant design issue in high speed integrated circuits.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
International Technology Roadmap for Semiconductors, 2001 edn. (Semiconductor Industry Association, 2001). http://public.itrs.net
H. Braunisch, S.N. Towle, R.D. Emery, C. Hu, G.J. Vandentop, Electrical performance of bumpless build-up layer packaging, in Proceedings of the IEEE International Electronic Components and Technology Conference, pp. 353–358, June 2002
International Technology Roadmap for Semiconductors, 2005 edn. (Semiconductor Industry Association, 2005). http://public.itrs.net
E. Salman, E.G. Friedman, High Performance Integrated Circuit Design (McGraw-Hill, New York, 2012)
W.K. Henson, N. Yang, S. Kubicek, E.M. Vogel, J.J. Wortman, K. De Meyer, A. Naem, Analysis of leakage currents and impact on off-state power consumption for CMOS technology in the 100-nm regime. IEEE Trans. Electron Devices 47(7), 1393–1400 (2000)
Y. Taur, CMOS design near the limit of scaling. IBM J. Res. Dev. 46(2/3), 213–221 (2002)
M. Powell, S.H. Yang, B. Falsafi, K. Roy, T.N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, in Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 90–95, Jan 2000
M. Kazemi, E. Ipek, E. Friedman, Energy efficient nonvolatile flip flop with subnanosecond data backup time for fine grain power gating. IEEE Trans. Circuits Syst. II: Express Briefs (2015) 62(12), 1154–1158, Dec 2015
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
P.-Vaisband, I., Jakushokas, R., Popovich, M., Mezhiba, A.V., Köse, S., Friedman, E.G. (2016). Noise Characteristics of On-Chip Power Networks with Decoupling Capacitors. In: On-Chip Power Delivery and Management. Springer, Cham. https://doi.org/10.1007/978-3-319-29395-0_31
Download citation
DOI: https://doi.org/10.1007/978-3-319-29395-0_31
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-29393-6
Online ISBN: 978-3-319-29395-0
eBook Packages: EngineeringEngineering (R0)