Abstract
To be able to implement large-scale SOC designs, minimizing overall power dissipation is a critical. The primary objective of this chapter is to present the results of silicon nanowire technology in a widely utilized prototyping platform called Field-Programmable Gate Array (FPGA). The proposed FPGA architecture in this chapter uses cluster blocks, each of which includes several Look-Up-Tables (LUT) to configure any logic functionality. Each LUT can be configured as a combinatorial logic block or part of a state machine. This flexible configuration is achieved by scan chains implemented inside the cluster block to define the interconnectivity between LUTs and to determine the logic functionality for each LUT. After describing the architectural aspects of the LUT and the cluster, circuit simulations were performed using BSIMSOI SNT models. The chapter reports the results of worst-case propagation delays and power dissipation figures of various FPGA circuits and shows typical LUT and the cluster layouts.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Choudhary P, Marculescu D (2009) Power management of voltage/frequency island-based systems using hardware-based methods. IEEE Trans VLSI Syst 17(3):427–438
Bindal A, Hamedi-Hagh S, Ogura T (2008) Silicon nanowire technology for applications in the field programmable gate array architectures. J Nano Opto 3:113–122
Ahmed E, Rose J (2004) The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Trans VLSI Syst 12(3):288–298
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Bindal, A., Hamedi-Hagh, S. (2016). Field-Programmable-Gate-Array (FPGA). In: Silicon Nanowire Transistors. Springer, Cham. https://doi.org/10.1007/978-3-319-27177-4_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-27177-4_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-27175-0
Online ISBN: 978-3-319-27177-4
eBook Packages: EngineeringEngineering (R0)