Synthesis and Implementation of Parallel Logic Controllers in All Programmable Systems-on-Chip

  • Valery SklyarovEmail author
  • Iouliia Skliarova
  • João Silva
Part of the Studies in Systems, Decision and Control book series (SSDC, volume 45)


The chapter is dedicated to the design of logic controllers with customizable behavior in all programmable systems-on-chip in such a way that the desired functionality is defined in software of a processing system and realized in hardware of reconfigurable logic. The controllers implement algorithms described in form of parallel hierarchical graph-schemes that are built in software from predefined modules. Parallel hierarchical circuits of the controllers are mapped to the reconfigurable logic customized from software through high-performance interfaces. The circuits generate control signals to determine the desired functionality of external devices. A number of experiments are done in Xilinx Zynq-7000 microchips and the results are reported.


Hardware/software architectures Parallel logic controllers Hierarchical finite state machines Hierarchical algorithms Hardware/software interactions 



This work was supported by National Funds through FCT—Foundation for Science and Technology, in the context of the project PEst-OE/EEI/UI0127/2014.


  1. 1.
    Sklyarov, V., & Skliarova, I. (2013). Hardware implementations of software programs based on HFSM models. Computers and Electrical Engineering, 39(7), 2145–2160.CrossRefGoogle Scholar
  2. 2.
    Zynq-7000 All Programmable SoC Technical Reference Manual (2014).
  3. 3.
    Sklyarov, V., Skliarova, I., Barkalov, A., & Titarenko, L. (2014). Synthesis and Optimization of FPGA-based Systems. Heidelberg: Springer.CrossRefGoogle Scholar
  4. 4.
    Zmaranda, D., Silaghi, H., Gabor, G., & Vancea, C. (2013). Issues on applying knowledge-based techniques in real-time control systems. International Journal of Computers, Communications and Control, 8(1), 166–175.CrossRefGoogle Scholar
  5. 5.
    Sklyarov, V., Skliarova, I., & Sudnitson, A. (2012). Design of FPGA-based Circuits using Hierarchical Finite State Machines. Tallinn: TUT Press.Google Scholar
  6. 6.
    Sklyarov, V. (2002). Reconfigurable models of finite state machines and their implementation in FPGAs. Journal of Systems Architecture, 47(14–15), 1043–1064.CrossRefGoogle Scholar
  7. 7.
    Sklyarov, V. (2002). Hardware/software modeling of FPGA-based systems. Parallel Algorithms Application, 17(1), 19–39.CrossRefGoogle Scholar
  8. 8.
    Baranov, S. (1994). Logic Synthesis for Control Automata. Boston: Kluwer Academic Publishers.CrossRefGoogle Scholar
  9. 9.
    De Micheli, G. (1994). Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, Inc.Google Scholar
  10. 10.
    Harel, D. (1987). Statecharts: A visual formalism for complex systems. Science of Computer Programming, 8, 231–274.MathSciNetCrossRefGoogle Scholar
  11. 11.
    Uchitel, S., Kramer, J., & Magee, J. (2003). Synthesis of behavorial models from scenarios. IEEE Transactions on Software Engineering, 29(2), 99–115.CrossRefGoogle Scholar
  12. 12.
    Zakrevskij, A. (1981): Logical Synthesis of Cascade Networks. Science, Moscow (in Russian).Google Scholar
  13. 13.
    Sklyarov, V., & Skliarova, I. (2008). Design and implementation of parallel hierarchical finite state machines. In Proceedings of 2nd International Conference on Communications and Electronics (pp. 33–38). Hoi An, Vietnam.Google Scholar
  14. 14.
    LogiCORE IP AXI4-Lite IPIF v2.0. Product Guide for Vivado Design Suite (2013).
  15. 15.
    Sklyarov, V., Skliarova, I., Silva, J., Rjabov, A., Sudnitson, A., & Cardoso, C. (2014). Hardware/Software Co-design for Programmable Systems-on-Chip. Tallinn: TUT Press.Google Scholar
  16. 16.
    Sklyarov, V., & Skliarova, I. (2007). Synthesis of reconfigurable hierarchical finite state machines. Studies in Computational Intelligence, Autonomous Robots and Agents (pp. 259–265). Berlin: Springer.CrossRefGoogle Scholar
  17. 17.
    LogiCORE IP AXI Master Burst v2.0. Product Guide for Vivado Design Suite (2013).
  18. 18.
    Sklyarov, V., Skliarova, I., Silva, J., & Sudnitson, A. (2014). Design space exploration in multi-level computing systems. In Proceedings 15th International Conference on Computer Systems and Technologies (pp. 40–47). Bulgaria.Google Scholar
  19. 19.
  20. 20.
    ZedBoard (ZynqTM Evaluation and Development) Hardware User’s Guide (2014) Version 2.2.

Copyright information

© Springer International Publishing Switzerland 2016

Open Access This chapter is licensed under the terms of the Creative Commons Attribution-NonCommercial 2.5 International License (, which permits any noncommercial use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license and indicate if changes were made.

The images or other third party material in this chapter are included in the chapter's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the chapter's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.

Authors and Affiliations

  • Valery Sklyarov
    • 1
    Email author
  • Iouliia Skliarova
    • 1
  • João Silva
    • 1
  1. 1.Department of Electronics, Telecommunications and Informatics/IEETAUniversity of AveiroAveiroPortugal

Personalised recommendations