Skip to main content

OpenCL

  • Chapter
  • First Online:
FPGAs for Software Programmers

Abstract

The Altera OpenCL SDK empowers software programmers by unlocking FPGA acceleration technology with a full software-like compile-and-execute development flow augmented with a range of productivity tools for debugging and profiling. OpenCL is a widely used, Cbased, open standard heterogeneous programming model. Together with the Altera OpenCL SDK programmers can realize in-system hardware implementations that are competitive with manually written HDL, with no need for tool specific attributes or semantics. Without any FPGA knowledge, software programmers can design, execute, analyze, and optimize their applications on FPGAs, and ultimately own the FPGA acceleration of real world systemlevel problems.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. AHA. Aha3642, 2014. http://www.aha.com/DrawProducts.aspx?Action=GetProductDetails&ProductID=38 [Online; accessed 4-August-2015].

  2. M. S. Abdelfattah, A. Hagiescu, and D. Singh. Gzip on a chip: high performance lossless data compression on fpgas using OpenCL. In Proceedings of the International Workshop on OpenCL, IWOCL 2013 & 2014, May 13-14, 2013, Georgia Tech, Atlanta, GA, USA / Bristol, UK, May 12-13, 2014, pages 4:1–4:9, 2014.

    Google Scholar 

  3. Altera Corp. Altera SoCs: When Architecture Matters, 2013. http://www.altera.com/devices/processor/soc-fpga/overview/proc-soc-fpga.html [Online; accessed 4-August-2015].

  4. Canterbury Corpus. Descriptions of the corpora, 2015. http://corpus.canterbury.ac.nz/descriptions/ [Online; accessed 4-August-2015].

  5. D. Craft. A fast hardware data compression algorithm and some algorithmic extensions. IBM Journal of Research and Development, 42(6), Nov 1998.

    Google Scholar 

  6. M. El Ghany, A. Salama, and A. Khalil. Design and implementation of FPGA-based systolic array for LZ data compression. In Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, pages 3691–3695, May 2007.

    Google Scholar 

  7. Exar. GX 1700 Series, 2013. http://www.exar.com/common/content/document.ashx?id=21282&languageid=1033 [Online; accessed 4-August-2015].

  8. V. Gopal, J. Guilford, W. Feghali, E. Ozturk, and G. Wolrich. High performance DEFLATE on Intel architecture processors, 2011. http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/ia-deflate-compression-paper.pdf [Online; accessed 4-August-2015].

  9. P. Hofstee. The big deal about big data. In 8th IEEE International Conference on Networking, Architecture, and Storage, July 2013.

    Google Scholar 

  10. Inomize. GZIP HW Accelerator, 2012. http://www.inomize.com/index.php/content/index/gzip-hw-accelerator [Online; accessed 4-August-2015].

  11. Intel Corp. Scaling Acceleration Capacity from 5 to 50 Gbps and Beyond with Intel QuickAssist Technology, 2013. http://www.intel.com/content/dam/www/public/us/en/documents/solution-briefs/scaling-acceleration-capacity-brief.pdf [Online; accessed 4-August-2015].

  12. Khronos OpenCL Working Group. The OpenCL Specification, version 1.0.29, 8 December 2008.

    Google Scholar 

  13. A. Martin, D. Jamsek, and K. Agarwal. FPGA-based application acceleration: Case study with gzip compression/decompression streaming engine. In International Conference on Computer-Aided Design (ICCAD), Nov 2013.

    Google Scholar 

  14. I. Papaefstathiou. Titan II: an IPComp processor for 10Gbit/sec networks. In VLSI, 2003. Proceedings. IEEE Computer Society Annual Symposium on, pages 234–235, Feb 2003.

    Google Scholar 

  15. S. Rigler, W. Bishop, and A. Kennings. FPGA-based lossless data compression using Huffman and LZ77 algorithms. In Electrical and Computer Engineering, 2007. CCECE 2007. Canadian Conference on, pages 1235–1238, April 2007.

    Google Scholar 

  16. GZIP/GUNZIP silicon IP family, 2012. http://www.sandgate.com/new/static/QuickZIP%20Family%20Product%20Brief%20%28V1.2a%29.pdf [Online; accessed 4-August-2015].

  17. T. Summers. Hardware based GZIP compression, benefits and applications, 2008. http://www.comtechaha.com/Uploads/GZIP-Benefits-Apps.pdf [Online; accessed 4-August-2015].

  18. M. Tahghighi, M. Mousavi, and P. Khadivi. Hardware implementation of a novel adaptive version of deflate compression algorithm. In Electrical Engineering (ICEE), 2010 18th Iranian Conference on, pages 566–569, May 2010.

    Google Scholar 

  19. J. Ziv and A. Lempel. A universal algorithm for sequential data compression. IEEE Transactions on Information Theory, 23(3):337–343, 1977.

    Article  MathSciNet  MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Peter Yiannacouras .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Singh, D., Yiannacouras, P. (2016). OpenCL. In: Koch, D., Hannig, F., Ziener, D. (eds) FPGAs for Software Programmers. Springer, Cham. https://doi.org/10.1007/978-3-319-26408-0_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-26408-0_6

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-26406-6

  • Online ISBN: 978-3-319-26408-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics